參數(shù)資料
型號: S80C52
英文描述: CMOS 0 to 44 MHz Single-chip 8 Bit Microcontroller
中文描述: 的CMOS 0至44 MHz的單芯片8位微控制器
文件頁數(shù): 6/20頁
文件大?。?/td> 229K
代理商: S80C52
80C32/80C52
MATRA MHS
Rev. E (31/08/95)
6
There are three ways to terminate the Idle mode.
Activation of any enabled interrupt will cause PCON.0 to
be cleared by hardware, terminating Idle mode. The
interrupt is serviced, and following RETI, the next
instruction to be executed will be the one following the
instruction that wrote 1 to PCON.0.
The flag bits GF0 and GF1 may be used to determine
whether the interrupt was received during normal
execution or during the Idle mode. For example, the
instruction that writes to PCON.0 can also set or clear one
or both flag bits. When Idle mode is terminated by an
enabled interrupt, the service routine can examine the
status of the flag bits.
The second way of terminating the Idle mode is with a
hardware reset. Since the oscillator is still running, the
hardware reset needs to be active for only 2 machine
cycles (24 oscillator periods) to complete the reset
operation.
Power Down Mode
The instruction that sets PCON.1 is the last executed prior
to entering power down. Once in power down, the
oscillator is stopped. The contents of the onchip RAM and
the Special Function Register is saved during power down
mode. The hardware reset initiates the Special Fucntion
Register. In the Power Down mode, VCC may be lowered
to minimize circuit power consumption. Care must be
taken to ensure the voltage is not reduced until the power
down mode is entered, and that the voltage is restored
before the hardware reset is applied which freezes the
oscillator. Reset should not be released until the oscillator
has restarted and stabilized.
Table 1
describes the status of the external pins while in
the power down mode. It should be noted that if the power
down mode is activated while in external program
memory, the port data that is held in the Special Function
Register P2 is restored to Port 2. If the data is a 1, the port
pin is held high during the power down mode by the
strong pullup, T1, shown in
Figure 4
.
Table 1 : Status of the external pins during idle and power down modes.
MODE
PROGRAM MEMORY
ALE
PSEN
PORT0
PORT1
PORT2
PORT3
Idle
Internal
1
1
Port Data
Port Data
Port Data
Port Data
Idle
External
1
1
Floating
Port Data
Address
Port Data
Power Down
Internal
0
0
Port Data
Port Data
Port Data
Port Data
Power Down
External
0
0
Floating
Port Data
Port Data
Port Data
Stop Clock Mode
Due to static design, the MHS 80C32/C52 clock speed
can be reduced until 0 MHz without any data loss in
memory or registers. This mode allows step by step
utilization, and permits to reduce system power
consumption by bringing the clock frequency down to
any value. At 0 MHz, the power consumption is the same
as in the Power Down Mode.
I/O Ports
The I/O buffers for Ports 1, 2 and 3 are implemented as
shown in
figure 4
.
Figure 4. I/O Buffers in the 80C52 (Ports 1, 2, 3).
相關(guān)PDF資料
PDF描述
S8284 Quadrant PIN photodiode for violet laser
S8378-256Q CMOS linear image sensor Built-in timing generator and signal processing circuit; single 5 V supply operation
S8378-512Q CMOS linear image sensor Built-in timing generator and signal processing circuit; single 5 V supply operation
S8377 CMOS linear image sensor Built-in timing generator and signal processing circuit; single 5 V supply operation
S8377-128Q CMOS linear image sensor Built-in timing generator and signal processing circuit; single 5 V supply operation
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S80C52-1 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
S80C52-2 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
S80C52-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
S80C52-24 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
S80C52-33 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER