- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365432 > S71GS128NB0BFWAK3 (SPANSION LLC) 128N based MCPs PDF資料下載
參數(shù)資料
| 型號： | S71GS128NB0BFWAK3 |
| 廠商： | SPANSION LLC |
| 元件分類： | 存儲器 |
| 英文描述： | 128N based MCPs |
| 中文描述： | SPECIALTY MEMORY CIRCUIT, PBGA84 |
| 封裝： | 8 X 11.60 MM, 1.20 MM HEIGHT, LEAD FREE, FBGA-84 |
| 文件頁數(shù)： | 4/195頁 |
| 文件大?。?/td> | 1957K |
| 代理商： | S71GS128NB0BFWAK3 |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁
4
S71GS256/128N_00_A0 December 17, 2004
A d v a n c e I n f o r m a t i o n
Read-Only Operations–S29GL128N, S29GL256N, S29GL512N ..........92
Figure 11. Read Operation Timings....................................... 93
Figure 12. Page Read Timings.............................................. 93
Hardware Reset (RESET#) ..............................................................................94
Figure 13. Reset Timings..................................................... 94
Erase and Program Operations–S29GL128N,
S29GL256N, S29GL512N ...................................................................................95
Figure 14. Program Operation Timings .................................. 96
Figure 15. Accelerated Program Timing Diagram .................... 96
Figure 16. Chip/Sector Erase Operation Timings..................... 97
Figure 17. Data# Polling Timings
(During Embedded Algorithms) ............................................ 98
Figure 18. Toggle Bit Timings (During Embedded Algorithms) .. 99
Figure 19. DQ2 vs. DQ6 ...................................................... 99
Alternate CE# Controlled Erase and Program Operations-
S29GL128N, S29GL256N, S29GL512N ........................................................100
Figure 20. Alternate CE# Controlled Write (Erase/
Program) Operation Timings.............................................. 101
Erase And Programming Performance . . . . . . 102
TSOP Pin and BGA Package Capacitance . . . . 102
CellularRAM Type 2
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
General Description . . . . . . . . . . . . . . . . . . . . . . 103
Figure 21. Functional Block Diagram................................... 104
Table 15. Signal Descriptions .............................................105
Table 16. Bus Operations—Asynchronous Mode ....................106
Table 17. Bus Operations—Burst Mode ................................107
Functional Description . . . . . . . . . . . . . . . . . . . . 107
Power-Up Initialization ....................................................................................107
Figure 22. Power-Up Initialization Timing............................. 108
Bus Operating Modes . . . . . . . . . . . . . . . . . . . . . 108
Asynchronous Mode ........................................................................................108
Figure 23. READ Operation (ADV# LOW) ............................. 108
Figure 24. WRITE Operation (ADV# LOW) ........................... 109
Page Mode READ Operation ........................................................................109
Figure 25. Page Mode READ Operation (ADV# LOW) ............. 110
Burst Mode Operation .....................................................................................110
Figure 26. Burst Mode READ (4-word burst) ........................ 111
Figure 27. Burst Mode WRITE (4-word burst) ....................... 111
Mixed-Mode Operation ...................................................................................112
WAIT Operation ...............................................................................................112
Figure 28. Wired or WAIT Configuration .............................. 112
LB#/UB# Operation ..........................................................................................113
Figure 29. Refresh Collision During READ Operation.............. 113
Figure 30. Refresh Collision During WRITE Operation ............ 114
Low-Power Operation . . . . . . . . . . . . . . . . . . . . . 114
Standby Mode Operation ................................................................................114
Temperature Compensated Refresh ...........................................................114
Partial Array Refresh ........................................................................................115
Deep Power-Down Operation ......................................................................115
Configuration Registers . . . . . . . . . . . . . . . . . . . . 115
Access Using CRE ..............................................................................................115
Figure 31. Configuration Register WRITE, Asynchronous Mode Fol-
lowed by READ ................................................................ 116
Figure 32. Configuration Register WRITE, Synchronous Mode Fol-
lowed by READ0............................................................... 117
Bus Configuration Register .............................................................................117
Table 18. Bus Configuration Register Definition ....................118
Table 19. Sequence and Burst Length .................................119
Burst Length (BCR[2:0]): Default = Continuous Burst ......................119
Burst Wrap (BCR[3]): Default = No Wrap ..........................................119
Output Impedance (BCR[5:4]): Default = Outputs Use Full Drive
Strength ............................................................................................................120
Table 20. Output Impedance ............................................. 120
WAIT Configuration (BCR[8]): Default = WAIT Transitions One
Clock Before Data Valid/Invalid ...............................................................120
WAIT Polarity (BCR[10]): Default = WAIT Active HIGH ...............120
Figure 33. WAIT Configuration (BCR[8] = 0) ....................... 120
Figure 34. WAIT Configuration (BCR[8] = 1) ....................... 121
Figure 35. WAIT Configuration During Burst Operation.......... 121
Latency Counter (BCR[13:11]): Default = Three-Clock Latency ......121
Table 21. Variable Latency Configuration Codes ................... 121
Figure 36. Latency Counter (Variable Initial Latency, No Refresh
Collision) ........................................................................ 122
Operating Mode (BCR[15]): Default = Asynchronous Operation .122
Refresh Configuration Register .....................................................................122
Table 22. Refresh Configuration Register Mapping ................ 123
Partial Array Refresh (RCR[2:0]): Default = Full Array Refresh ....123
Table 23. 128Mb Address Patterns for PAR (RCR[4] = 1) ....... 123
Table 24. 64Mb Address Patterns for PAR (RCR[4] = 1) ........ 124
Table 25. 32Mb Address Patterns for PAR (RCR[4] = 1) ........ 124
Deep Power-Down (RCR[4]): Default = DPD Disabled ..................124
Temperature Compensated Refresh (RCR[6:5]): Default = +85oC Op-
eration ..............................................................................................................124
Page Mode Operation (RCR[7]): Default = Disabled ........................124
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 125
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . 126
Table 26. Electrical Characteristics and Operating Conditions . 126
Table 27. Temperature Compensated Refresh Specifications and
Conditions ....................................................................... 127
Table 28. Partial Array Refresh Specifications and Conditions . 127
Table 29. Deep Power-Down Specifications .......................... 127
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . 128
Figure 37. AC Input/Output Reference Waveform................. 128
Figure 38. Output Load Circuit........................................... 128
Table 30. Output Load Circuit ............................................ 128
Table 31. Asynchronous READ Cycle Timing Requirements .... 129
Table 32. Burst READ Cycle Timing Requirements ................ 130
Table 33. Asynchronous WRITE Cycle Timing Requirements ... 131
Table 34. Burst WRITE Cycle Timing Requirements ............... 131
Timing Diagrams ................................................................................................132
Figure 39. Initialization Period ........................................... 132
Table 35. Initialization Timing Parameters ........................... 132
Figure 40. Asynchronous READ.......................................... 133
Table 36. Asynchronous READ Timing Parameters ................ 133
Figure 41. Asynchronous READ Using ADV# ........................ 135
Table 37. Asynchronous READ Timing Parameters Using ADV# 135
Figure 42. Page Mode READ .............................................. 137
Table 38. Asynchronous READ Timing Parameters—Page Mode
Operation ....................................................................... 137
Figure 43. Single-Access Burst READ Operation—Variable
Latency .......................................................................... 139
Table 39. Burst READ Timing Parameters—Single Access, Variable
Latency .......................................................................... 139
Figure 44. Four-word Burst READ Operation—Variable Latency 141
Table 40. Burst READ Timing Parameters—4-word Burst ....... 142
Figure 45. Four-word Burst READ Operation (with LB#/UB#). 143
Table 41. Burst READ Timing Parameters—4-word Burst with LB#/
UB# ............................................................................... 144
Figure 46. READ Burst Suspend......................................... 145
Table 42. Burst READ Timing Parameters—Burst Suspend ..... 145
Figure 47. Continuous Burst READ Showing an Output Delay with
BCR[8] = 0 for End-of-Row Condition................................. 146
Table 43. Burst READ Timing Parameters—BCR[8] = 0 ......... 146
Figure 48. CE#-Controlled Asynchronous WRITE .................. 147
相關PDF資料 |
PDF描述 |
|---|---|
| S71GS128NC0BAWAK0 | 128N based MCPs |
| S71GS128NC0BAWAK2 | 128N based MCPs |
| S71GS128NC0BAWAK3 | 128N based MCPs |
| S71GS128NC0BFWAK0 | 128N based MCPs |
| S71GS128NC0BFWAK2 | 128N based MCPs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S71GS128NC0BAWAK0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:128N based MCPs |
| S71GS128NC0BAWAK2 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:128N based MCPs |
| S71GS128NC0BAWAK3 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:128N based MCPs |
| S71GS128NC0BFWAK0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:128N based MCPs |
| S71GS128NC0BFWAK2 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:128N based MCPs |
發(fā)布緊急采購，3分鐘左右您將得到回復。