- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365432 > S71GS128NB0 (Spansion Inc.) 128N based MCPs PDF資料下載
參數(shù)資料
| 型號(hào)： | S71GS128NB0 |
| 廠商： | Spansion Inc. |
| 英文描述： | 128N based MCPs |
| 中文描述： | 基于MCP的128N |
| 文件頁(yè)數(shù)： | 4/195頁(yè) |
| 文件大?。?/td> | 1957K |
| 代理商： | S71GS128NB0 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)
4
S71GS256/128N_00_A0 December 17, 2004
A d v a n c e I n f o r m a t i o n
Read-Only Operations–S29GL128N, S29GL256N, S29GL512N ..........92
Figure 11. Read Operation Timings....................................... 93
Figure 12. Page Read Timings.............................................. 93
Hardware Reset (RESET#) ..............................................................................94
Figure 13. Reset Timings..................................................... 94
Erase and Program Operations–S29GL128N,
S29GL256N, S29GL512N ...................................................................................95
Figure 14. Program Operation Timings .................................. 96
Figure 15. Accelerated Program Timing Diagram .................... 96
Figure 16. Chip/Sector Erase Operation Timings..................... 97
Figure 17. Data# Polling Timings
(During Embedded Algorithms) ............................................ 98
Figure 18. Toggle Bit Timings (During Embedded Algorithms) .. 99
Figure 19. DQ2 vs. DQ6 ...................................................... 99
Alternate CE# Controlled Erase and Program Operations-
S29GL128N, S29GL256N, S29GL512N ........................................................100
Figure 20. Alternate CE# Controlled Write (Erase/
Program) Operation Timings.............................................. 101
Erase And Programming Performance . . . . . . 102
TSOP Pin and BGA Package Capacitance . . . . 102
CellularRAM Type 2
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
General Description . . . . . . . . . . . . . . . . . . . . . . 103
Figure 21. Functional Block Diagram................................... 104
Table 15. Signal Descriptions .............................................105
Table 16. Bus Operations—Asynchronous Mode ....................106
Table 17. Bus Operations—Burst Mode ................................107
Functional Description . . . . . . . . . . . . . . . . . . . . 107
Power-Up Initialization ....................................................................................107
Figure 22. Power-Up Initialization Timing............................. 108
Bus Operating Modes . . . . . . . . . . . . . . . . . . . . . 108
Asynchronous Mode ........................................................................................108
Figure 23. READ Operation (ADV# LOW) ............................. 108
Figure 24. WRITE Operation (ADV# LOW) ........................... 109
Page Mode READ Operation ........................................................................109
Figure 25. Page Mode READ Operation (ADV# LOW) ............. 110
Burst Mode Operation .....................................................................................110
Figure 26. Burst Mode READ (4-word burst) ........................ 111
Figure 27. Burst Mode WRITE (4-word burst) ....................... 111
Mixed-Mode Operation ...................................................................................112
WAIT Operation ...............................................................................................112
Figure 28. Wired or WAIT Configuration .............................. 112
LB#/UB# Operation ..........................................................................................113
Figure 29. Refresh Collision During READ Operation.............. 113
Figure 30. Refresh Collision During WRITE Operation ............ 114
Low-Power Operation . . . . . . . . . . . . . . . . . . . . . 114
Standby Mode Operation ................................................................................114
Temperature Compensated Refresh ...........................................................114
Partial Array Refresh ........................................................................................115
Deep Power-Down Operation ......................................................................115
Configuration Registers . . . . . . . . . . . . . . . . . . . . 115
Access Using CRE ..............................................................................................115
Figure 31. Configuration Register WRITE, Asynchronous Mode Fol-
lowed by READ ................................................................ 116
Figure 32. Configuration Register WRITE, Synchronous Mode Fol-
lowed by READ0............................................................... 117
Bus Configuration Register .............................................................................117
Table 18. Bus Configuration Register Definition ....................118
Table 19. Sequence and Burst Length .................................119
Burst Length (BCR[2:0]): Default = Continuous Burst ......................119
Burst Wrap (BCR[3]): Default = No Wrap ..........................................119
Output Impedance (BCR[5:4]): Default = Outputs Use Full Drive
Strength ............................................................................................................120
Table 20. Output Impedance ............................................. 120
WAIT Configuration (BCR[8]): Default = WAIT Transitions One
Clock Before Data Valid/Invalid ...............................................................120
WAIT Polarity (BCR[10]): Default = WAIT Active HIGH ...............120
Figure 33. WAIT Configuration (BCR[8] = 0) ....................... 120
Figure 34. WAIT Configuration (BCR[8] = 1) ....................... 121
Figure 35. WAIT Configuration During Burst Operation.......... 121
Latency Counter (BCR[13:11]): Default = Three-Clock Latency ......121
Table 21. Variable Latency Configuration Codes ................... 121
Figure 36. Latency Counter (Variable Initial Latency, No Refresh
Collision) ........................................................................ 122
Operating Mode (BCR[15]): Default = Asynchronous Operation .122
Refresh Configuration Register .....................................................................122
Table 22. Refresh Configuration Register Mapping ................ 123
Partial Array Refresh (RCR[2:0]): Default = Full Array Refresh ....123
Table 23. 128Mb Address Patterns for PAR (RCR[4] = 1) ....... 123
Table 24. 64Mb Address Patterns for PAR (RCR[4] = 1) ........ 124
Table 25. 32Mb Address Patterns for PAR (RCR[4] = 1) ........ 124
Deep Power-Down (RCR[4]): Default = DPD Disabled ..................124
Temperature Compensated Refresh (RCR[6:5]): Default = +85oC Op-
eration ..............................................................................................................124
Page Mode Operation (RCR[7]): Default = Disabled ........................124
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 125
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . 126
Table 26. Electrical Characteristics and Operating Conditions . 126
Table 27. Temperature Compensated Refresh Specifications and
Conditions ....................................................................... 127
Table 28. Partial Array Refresh Specifications and Conditions . 127
Table 29. Deep Power-Down Specifications .......................... 127
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . 128
Figure 37. AC Input/Output Reference Waveform................. 128
Figure 38. Output Load Circuit........................................... 128
Table 30. Output Load Circuit ............................................ 128
Table 31. Asynchronous READ Cycle Timing Requirements .... 129
Table 32. Burst READ Cycle Timing Requirements ................ 130
Table 33. Asynchronous WRITE Cycle Timing Requirements ... 131
Table 34. Burst WRITE Cycle Timing Requirements ............... 131
Timing Diagrams ................................................................................................132
Figure 39. Initialization Period ........................................... 132
Table 35. Initialization Timing Parameters ........................... 132
Figure 40. Asynchronous READ.......................................... 133
Table 36. Asynchronous READ Timing Parameters ................ 133
Figure 41. Asynchronous READ Using ADV# ........................ 135
Table 37. Asynchronous READ Timing Parameters Using ADV# 135
Figure 42. Page Mode READ .............................................. 137
Table 38. Asynchronous READ Timing Parameters—Page Mode
Operation ....................................................................... 137
Figure 43. Single-Access Burst READ Operation—Variable
Latency .......................................................................... 139
Table 39. Burst READ Timing Parameters—Single Access, Variable
Latency .......................................................................... 139
Figure 44. Four-word Burst READ Operation—Variable Latency 141
Table 40. Burst READ Timing Parameters—4-word Burst ....... 142
Figure 45. Four-word Burst READ Operation (with LB#/UB#). 143
Table 41. Burst READ Timing Parameters—4-word Burst with LB#/
UB# ............................................................................... 144
Figure 46. READ Burst Suspend......................................... 145
Table 42. Burst READ Timing Parameters—Burst Suspend ..... 145
Figure 47. Continuous Burst READ Showing an Output Delay with
BCR[8] = 0 for End-of-Row Condition................................. 146
Table 43. Burst READ Timing Parameters—BCR[8] = 0 ......... 146
Figure 48. CE#-Controlled Asynchronous WRITE .................. 147
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S71GS128NB0BAWAK0 | 128N based MCPs |
| S71GS128NB0BAWAK2 | 128N based MCPs |
| S71GS128NB0BAWAK3 | 128N based MCPs |
| S71GS128NB0BFWAK0 | 128N based MCPs |
| S71GS128NB0BFWAK2 | 128N based MCPs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S71GS128NB0BAWAK0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:128N based MCPs |
| S71GS128NB0BAWAK2 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:128N based MCPs |
| S71GS128NB0BAWAK3 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:128N based MCPs |
| S71GS128NB0BFWAK0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:128N based MCPs |
| S71GS128NB0BFWAK2 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:128N based MCPs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。