- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365429 > S5T8702X01-E0R0 (SAMSUNG SEMICONDUCTOR CO. LTD.) FEEX ALPHANUMERIC DECODER II PDF資料下載
參數(shù)資料
| 型號： | S5T8702X01-E0R0 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | FEEX ALPHANUMERIC DECODER II |
| 中文描述： | FEEX字母數(shù)字解碼器二 |
| 文件頁數(shù)： | 8/62頁 |
| 文件大?。?/td> | 444K |
| 代理商： | S5T8702X01-E0R0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
S5T8702
FEEX
TM
ALPHANUMERIC DECODER II
8
FUNCTIONAL DESCRIPTION
SPI PACKETS
All data communicated between the S5T8702 and the host MCU is transmitted on the SPI in 32-bit packets. Each
packet consists of an 8-bit ID followed by 24 bits of information. The S5T8702 uses the SPI bus in full duplex
mode. In other words, whenever a packet communication occurs, the data in both directions is valid packet data.
The SPI interface consists of a
chip select for the S5T8702. The
SCK
is a clock supplied by the host MCU. The data from the host is transmitted
on the
MOSI
(Master-Out-Slave-In) line. The data from the S5T8702 is transmitted on the
MISO
(Master-In-Slave-
Out) line.
READY
pin and four SPI pins (
SS
, SCK, MOSI
, and
MISO
). The
SS
is used as a
Timing requirements for SPI communication are specified in
"
SPI Timing
"
on page 60.
PACKET COMMUNICATION INITIATED BY THE HOST
Refer to figure 6 on page 10. When the host sends a packet to the S5T8702, it performs the following steps:
1.
Select the S5T8702 by driving the
SS
pin low.
2.
Wait for the S5T8702 to drive the
READY
pin low.
3.
Send the 32-bit packet.
4.
De-select the S5T8702 by driving the
SS
pin high.
5.
Repeat steps 1 through 4 for each additional packet.
D31
D1
D0
D31
D1
D0
D31
D1
D0
D31
D1
D0
D31
D1
D0
D31
D1
D0
High-impedance State
MISO
MOSI
SCK
READY
SS
1
2
3
4
Figure 6: Typical Multiple Packet Communications Initiated by the Host
When the host sends a packet, it will also receive a valid packet from the S5T8702. If the S5T8702 is enabled
(see
"
Checksum Packet" on page 15 for a definition of enabled) and has no other packets waiting to be sent, the
S5T8702 will send a status packet.
The host must transition the
SS
see a negative transition on the
pin from high to low to begin each 32-bit packet. The S5T8702 must
SS
pin in order for the host to initiate each packet communication.
相關PDF資料 |
PDF描述 |
|---|---|
| S5T8803A01-D0B0 | DIODE ZENER SINGLE 500mW 30Vz 4.2mA-Izt 0.05 0.1uA-Ir 23 SOD-123 3K/REEL |
| S5T8803A01-S0B0 | DIODE ZENER SINGLE 200mW 30Vz 4.2mA-Izt 0.05 0.1uA-Ir 23 SOD-323 3K/REEL |
| S5T8803A | 10 CH PLL |
| S5T8808X01-V0B0 | PLL FREQUENCY SHNTHESIZER FOR PAGER |
| S5T8808 | PLL FREQUENCY SHNTHESIZER FOR PAGER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S5T8803A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:10 CH PLL |
| S5T8803A01-D0B0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:10 CH PLL |
| S5T8803A01-S0B0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:10 CH PLL |
| S5T8808 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:PLL FREQUENCY SHNTHESIZER FOR PAGER |
| S5T8808A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:PLL FREQUENCY SHNTHESIZER FOR PAGER |
發(fā)布緊急采購，3分鐘左右您將得到回復。