- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄365429 > S5T8701X01-E0R0 (SAMSUNG SEMICONDUCTOR CO. LTD.) 5015 RR 4#4 SKT RECP PDF資料下載
參數(shù)資料
| 型號(hào)： | S5T8701X01-E0R0 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 5015 RR 4#4 SKT RECP |
| 中文描述： | FleX創(chuàng)建漫游解碼器二 |
| 文件頁(yè)數(shù)： | 8/70頁(yè) |
| 文件大小： | 506K |
| 代理商： | S5T8701X01-E0R0 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
S5T8701
FLEX
TM
ROAMING DECODER II
8
SPI PACKETS
All data communicated between the S5T8701 and the host MCU is transmitted on the SPI in 32-bit packets. Each
packet consists of an 8-bit ID followed by 24 bits of information. The S5T8701 uses the SPI bus in full duplex
mode. In other words, whenever a packet communication occurs, the data in both directions is valid packet data.
The SPI interface consists of a
chip select for the S5T8701. The
SCK
is a clock supplied by the host MCU. The data from the host is transmitted
on the
MOSI
(Master-Out-Slave-In) line. The data from the S5T8701 is transmitted on the
MISO
(Master-In-Slave-
Out) line.
READY
pin and four SPI pins (
SS
, SCK, MOSI
, and
MISO
). The
SS
is used as a
Timing requirements for SPI communication are specified in
"
SPI Timing" on page 69.
Packet Communication Initiated by the Host
Refer to figure 6 on page 11. When the host sends a packet to the S5T8701, it performs the following steps:
1.
Select the S5T8701 by driving the
SS
pin low.
2.
Wait for the S5T8701 to drive the
READY
pin low.
3.
Send the 32-bit packet.
4.
De-select the S5T8701 by driving the
SS
pin high.
5.
Repeat steps 1 through 4 for each additional packet.
D31
D1
D0
D31
D1
D0
D31
D1
D0
D31
D1
D0
D31
D1
D0
D31
D1
D0
High-impedance State
MISO
MOSI
SCK
READY
SS
1
2
3
4
Figure 6: Typical Multiple Packet Communications Initiated by the Host
When the host sends a packet, it will also receive a valid packet from the S5T8701. If the S5T8701 is enabled
(see
"
Checksum Packet
"
on page 16 for a definition of enabled) and has no other packets waiting to be sent, the
S5T8701 will send a status packet.
The host must transition the
SS
negative transition on the
SS
pin from high to low to begin each 32-bit packet. The S5T8701 must see a
pin in order for the host to initiate each packet communication.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5T8701 | FLEX ROAMING DECODER II |
| S5T8702 | FEEX ALPHANUMERIC DECODER II |
| S5T8702X01-E0R0 | FEEX ALPHANUMERIC DECODER II |
| S5T8803A01-D0B0 | DIODE ZENER SINGLE 500mW 30Vz 4.2mA-Izt 0.05 0.1uA-Ir 23 SOD-123 3K/REEL |
| S5T8803A01-S0B0 | DIODE ZENER SINGLE 200mW 30Vz 4.2mA-Izt 0.05 0.1uA-Ir 23 SOD-323 3K/REEL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5T8702 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:FEEX ALPHANUMERIC DECODER II |
| S5T8702X01-E0R0 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:FEEX ALPHANUMERIC DECODER II |
| S5T8803A | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:10 CH PLL |
| S5T8803A01-D0B0 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:10 CH PLL |
| S5T8803A01-S0B0 | 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:10 CH PLL |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。