- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374668 > S5335QF (APPLIEDMICRO INC) PCI Bus Controller, 3.3V PDF資料下載
參數(shù)資料
| 型號(hào)： | S5335QF |
| 廠商： | APPLIEDMICRO INC |
| 元件分類(lèi)： | 總線控制器 |
| 英文描述： | PCI Bus Controller, 3.3V |
| 中文描述： | PCI BUS CONTROLLER, PQFP176 |
| 封裝： | LQFP-176 |
| 文件頁(yè)數(shù)： | 160/189頁(yè) |
| 文件大小： | 1193K |
| 代理商： | S5335QF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)當(dāng)前第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)
S5335 – PCI Bus Controller, 3.3V
Revision 5.01 – November 30, 2005
Data Sheet
AMCC Confidential and Proprietary
DS1657 160
To write data into the APTD Register, the PTBEn# out-
put and the BEn# input must both be asserted. The
following describes how APTD Register writes are
controlled:
Write BYTE3 if PTBE3# AND BE3# are asserted
Write BYTE2 if PTBE2# AND BE2# are asserted
Write BYTE1 if PTBE1# AND BE1# are asserted
Write BYTE0 if PTBE0# AND BE0# are asserted
After each byte is written into the Pass-Thru data reg-
ister, its corresponding PTBE[3:0]# output is
deasserted. This allows Add-On logic to monitor which
bytes have been written, and which bytes remain to be
written. When all bytes requested by the PCI initiator
have been written, the PTBE[3:0]# are all be deas-
serted, and the Add-On asserts PTRDY#.
Figure 93 shows Pass-Thru operation for a region
defined for an 8-bit Add-On bus interface. As the 8-bit
device is connected only to DQ[7:0], the device must
access APTD one byte at a time.
The PCI initiator has performed a 32-bit write of
08D49A30h to Pass-Thru region zero. PTBE[3:0]# are
all asserted. At clock 1, the Add-On begins reading the
APTD Register (asserting SELECT#, ADR[6:2], and
RD#). Add-On logic asserts BE0#, and BYTE0 of
APTD is driven on DQ[7:0]. At the rising edge of clock
2, BE0# is sampled by the S5335 and PTBE0# is
deasserted. PTBE[3:1]# are still asserted.
During clock 2, only BE1# is activated, and BYTE1 of
APTD is driven on DQ[7:0]. At the rising edge of clock
3, BE1# is sampled by the S5335 and PTBE1# is
deasserted. PTBE[3:2]# are still asserted.
This process continues until all bytes have been read
from the APTD Register. During clock 5, RD# is deas-
serted and PTRDY# is asserted. PTRDY# is sampled
by the S5335 at the rising edge of clock 6, and the cur-
rent data phase is completed. PTATN# is deasserted
and new data can be written from the PCI bus. In this
example, the byte enables are asserted, sequentially,
from BE0# to BE3#. This is not required, bytes may be
accessed in any order.
New data is written by the PCI initiator and is available
in the APTD Register during clock 7. RD# is asserted
and the byte enables are cycled again. With each new
data from the PCI bus, the Add-On sequences through
the byte enables to access APTD via DQ[7:0].
For 16-bit peripheral devices, the byte steering works
in the same way. Because the Add-On data bus is 16-
bits wide, only two 16-bit cycles are required to access
the entire APTD Register. Two byte enables can be
asserted during each access.
In Figure 93, RD# is held low and the byte enables are
changed each clock. This assumes the Add-On can
accept data at one byte per clock. This is the fastest
transfer possible. For slower devices, wait states may
be added.
As long as the byte enables remain in a given state,
the corresponding byte of the APTD Register is con-
nected to the DQ bus (the RD# or WR# pulse may
also be lengthened). Each access may be extended
for slower Add-On devices, but extending individual
data phases for Pass-Thru cycles may result in the
S5335 requesting retries by the initiator.
Figure 93. Pass-Thru Write to an 8-bit Add-On Device
Note: 8 Bit Mode BE’s are E, D, B, 7; 16 Bit Mode BE’s are C, 3.
10
11
12
13
9
8
7
6
5
4
3
2
3Ch
3Ch
2Ch
Fh
0h
1h
3h
7h
Fh
0h
1h
3h
7h
Fh
1
BPCLK
PTATN#
PTWR
PTBE[3:0]#
PTNUM[1:0]
PTBURST#
Fh
Bh
Eh
Dh
7h
Fh
Eh
Dh
Bh
7h
Fh
D4h
30h
9Ah
08h
DDh
CCh
BBh
AAh
ADDR
0
SELECT#
BE[3:0]#
PTADR#
PTRDY#
ADR[6:2]
RD#
DQ[7:0]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5335QFAAB | PCI Bus Controller, 3.3V |
| S5566B | General Purpose Rectifier(通用整流器) |
| S5566G | General Purpose Rectifier(通用整流器) |
| S5566J | GENERAL PURPOSE RECTIFIER APPLICATIONS |
| S5566N | GENERAL PURPOSE RECTIFIER APPLICATIONS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5335QFAAB | 制造商:AppliedMicro 功能描述:PCI Bus Controller |
| S533-M04-F13A-E | 制造商:UNICORP 功能描述: |
| S-533-M04-F13-F | 制造商:UNICORP 功能描述: |
| S533-M04-F13-F | 制造商:UNICORP 功能描述: |
| S5340 | 制造商:BOTHHAND 制造商全稱(chēng):Bothhand USA, LP. 功能描述:T1/CEPT/ISDN-PRI TRANSFORMER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。