- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365418 > S3C72M5 (SAMSUNG SEMICONDUCTOR CO. LTD.) single-chip CMOS microcontroller PDF資料下載
參數(shù)資料
| 型號： | S3C72M5 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | single-chip CMOS microcontroller |
| 中文描述： | 單芯片的CMOS微控制器 |
| 文件頁數(shù)： | 6/38頁 |
| 文件大?。?/td> | 196K |
| 代理商： | S3C72M5 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
PRODUCT OVERVIEW
S3C72M5/C72M7/C72M9/P72M9 (Preliminary Spec)
1
-
6
POWER DOWN
To reduce power consumption, there are two power-down modes: idle and stop. The IDLE instruction initiates idle
mode and the STOP instruction initiates stop mode.
In idle mode, only the CPU clock stops while peripherals and the oscillation source continue to operate normally.
Stop mode effects only the main system clock —a subsystem clock, if used, continues oscillating. In stop mode,
main system clock oscillation stops completely, halting all operations except for a few basic peripheral functions.
RESET
or an interrupt can be used to terminate either idle or stop mode.
RESET
When a
RESET
signal occurs during normal operation or during power-down mode, the CPU enters idle mode
when the reset operation is initiated. When the standard oscillation stabilization interval (31.3 ms at 4.19 MHz)
has elapsed, normal CPU operation resumes.
I/O PORTS
The S3C72M5/C72M7/C72M9 has 13 I/O ports. Pin addresses for all I/O ports are mapped in bank 15 of the
RAM. There are 4 input pins and 47 configurable I/O pins for a total of 51 I/O pins. The contents of I/O port pin
latches can be read, written, or tested at the corresponding address using bit manipulation instructions.
TIMERS and TIMER/COUNTERS
The timer function has four main components: an 8-bit basic interval timer, an 8-bit timer/counter, a 16-bit
timer/counter and a watch timer. The 8-bit basic timer generates interrupt requests at precise intervals, based on
the selected clock frequency and has watch-dog timer function.
The programmable 8-bit and 16-bit timer/counters are used for external event counting, generation of arbitrary
clock frequencies for output, and dividing external clock signals. The 16-bit timer/counter is the source of the
clock signal that is required to drive the serial I/O interface and configurable as two 8-bit timer/counters.
The watch timer has an 8-bit watch timer mode register, a clock selector and a frequency divider circuit. Its
functions include real-time and watch-time measurement, clock generation for the LCD controller and frequency
outputs for buzzer sound.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S3C72N2 | The S3C72N2/C72N4 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrange |
| S3C72N4 | The S3C72N2/C72N4 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrange |
| S3C72P9 | SINGLE-CHIP MICROCONTROLLER HAS BEEN DESIGNED FOR HIGH PERFORMANCE USING |
| S3C72Q5 | 4?BIT CMOS MICROCONTROLLER USERS MANUAL |
| S3C72G9 | The S3C72G9 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrangeable M |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S3C72M7 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:single-chip CMOS microcontroller |
| S3C72M9 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:single-chip CMOS microcontroller |
| S3C72N2 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C72N2/C72N4 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrange |
| S3C72N4 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C72N2/C72N4 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrange |
| S3C72N5 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:single-chip CMOS microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。