- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374665 > S3067TB20 (Electronic Theatre Controls, Inc.) MULTIRATE (OC-48/24/12/3/GBE/FC) SONET/SDH/ATM TRANSCEIVER w/ FEC PDF資料下載
參數(shù)資料
| 型號： | S3067TB20 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | MULTIRATE (OC-48/24/12/3/GBE/FC) SONET/SDH/ATM TRANSCEIVER w/ FEC |
| 中文描述： | 多速率（OC-48/24/12/3/GBE/FC）的SONET / SDH / ATM的收發(fā)器瓦特/前向糾錯 |
| 文件頁數(shù)： | 8/27頁 |
| 文件大?。?/td> | 308K |
| 代理商： | S3067TB20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
8
S3067
MULTIRATE (OC-48/24/12/3/GBE/FC) SONET/SDH/ATM TRANSCEIVER w/ FEC
September 17, 2002/ Revision A
Line Loopback
The line loopback circuitry selects the source of the
data and clock which is output on TSD and TSCLK.
When the Line Loopback Enable input (LLEB) is
high, it selects data and clock from the parallel-to-
serial converter block. When LLEB is low, it forces
the output data multiplexer to select the data and
clock from the RSD and RSCLK inputs, and a re-
ceive-to-transmit loopback can be established at the
serial data rate. Diagnostic loopback and line
loopback can be active at the same time.
Loop Timing
In Serial Loop Timing mode (SLPTIME), the clock
synthesizer PLL of the S3067 is bypassed, and the
timing of the entire transmitter section is controlled
by the Receive Serial Clock, RSCLKP/N. This mode
is entered by setting the SLPTIME input to a TTL
high level.
In this mode, the REFCLKP/N input is not used, and
the RATESEL input is ignored for all transmit func-
tions. It should be carefully noted that the internal
PLL continues to operate in this mode and continues
as the source for the 19MCK and 155MCK. There-
fore these signals are being used (e.g. as the
reference for an external S3076 clock recovery de-
vice), the REFCLKP/N and RATESEL inputs must
be properly driven.
In Reference Loop Timing mode (RLPTIME), the
Parallel Clock from the receiver (POCLK) is used as
the reference clock to the transmitter. In this mode,
the REFCLKP/N input is not used. The 19MCK and
155MCK are generated from the POCLK in this op-
erating mode. When operating the S3067 in
RLPTIME mode, the 19MCK and 155MCK outputs
should not be used as the back-up reference clock
for a clock and data recovery device (S3066,
S3040). When performing loopback testing (DLEB),
the S3067 must not be in RLPTIME.
Squelched Clock Operation
Some integrated optical receiver/clock recovery
modules force their recovered serial receive clock
output to the logic zero state if the optical signal is
removed or reduced below a fixed threshold. This
condition is accompanied by the expected
deassertion of the Signal Detect (SD) output.
The S3067 has been designed for operation with
clock recovery devices that provide continuous serial
clock for seamless downstream clocking in the event
of optical signal loss.
For operation with an optical transceiver that pro-
vides the Squelched Clockbehavior as described
above, the S3067 can be operated in the Squelched
Clock mode by activating the SQUELCH pin.
In this condition, the Receive Serial Clock (RSCLKP/N)
is used for all receiver timing when the SDLVPECL/
SDTTL inputs are in the active state. When the
SDLVPECL/SDTTL inputs are placed in the inactive
state (usually by the deassertion of LOCKDET or Sig-
nal Detect from the optical transceiver/clock recovery
unit), the transmitter serial clock will be used to main-
tain timing in the receiver section. This will allow the
POCLK to continue to run and the parallel outputs to
flush out the last received characters and then assume
the all-zero state imposed at the serial data input.
It is important to note that in this mode there will be
a one-time shortening or lengthening of the POCLK
cycle, resulting in an apparent phase shift in the
POCLK at the deassertion of the SD condition. An-
other similar phase shift will occur when the SD
condition is reasserted.
In the normal operating mode, with SQUELCH inac-
tive, there will be no phase discontinuities at the
POCLK output during signal loss or reacquisition
(assuming operation with continuous clocking from
the CRU device such as the AMCC S3076).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S3063 | SONET/SDH/ATM OC-48 Differential 16:1 Transmitter(SONET/SDH/ATM差分16選1傳送器) |
| S3064 | SONET/SDH/ATM OC-48 Differential 1：16 Receiver(SONET/SDH/ATM差分1：16接收器) |
| S3067 | Multirate SONET/SDH/ATM Transceiver with FEC(帶正向糾錯功能的多速率SONET/SDH/ATM收發(fā)器) |
| S3076 | Multi-Rate SONET/SDH Clock Recovery Unit(多速率SONET/SDH時鐘恢復單元) |
| S3083 | SONET/SDH/ATM OC-48 16：1 Transmitter(帶片上高頻鎖相環(huán)的SONET/SDH 16選1傳送器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S30680 | 制造商:Microsemi Corporation 功能描述:800V 70A 2PIN DO-203AB - Bulk |
| S306AB | 制造商:Cinch Connectors 功能描述:Conn Wire to Board SKT 6 POS Solder Lug ST Panel Mount |
| S-306-AB | 功能描述:Jones 插頭和插槽 6C PNL MNT SOCKET RoHS:否 制造商:Molex 產(chǎn)品類型:Socket Connectors 系列:Beau 位置/觸點數(shù)量:8 電壓額定值:250 V 電流額定值:10 A 外殼材料:Thermoplastic 觸點材料:Phosphor Bronze 觸點電鍍:Tin-Lead |
| S306BRE | 制造商:Thomas & Betts 功能描述:Universal Device Boxes And Covers |
| S306CCE | 制造商:Cinch Connectors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。