- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365398 > S29GL128P11TAI020 (SPANSION LLC) 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology PDF資料下載
參數(shù)資料
| 型號(hào)： | S29GL128P11TAI020 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| 中文描述： | 128M X 1 FLASH 3V PROM, 110 ns, PDSO56 |
| 封裝： | 20 X 14 MM, MO-142EC, TSOP-56 |
| 文件頁(yè)數(shù)： | 67/71頁(yè) |
| 文件大?。?/td> | 990K |
| 代理商： | S29GL128P11TAI020 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)
November21,2006 S29GL-P_00_A3
S29GL-P MirrorBit
TM
Flash Family
65
D a t a
S h e e t
( A d v a n c e
I n f o r m a t i o n )
Legend
X = Don’t care
RD(0) = Read data.
SA = Sector Address. Address bits A
max
–A16 uniquely select any sector.
PWD = Password
PWD
x
= Password word0, word1, word2, and word3.
Data = Lock Register Contents: PD(0) = Secured Silicon Sector Protection Bit, PD(1) = Persistent Protection Mode Lock Bit, PD(2) = Password Protection Mode
Lock Bit.
Notes
1. See
Table 7.1 on page 14
for description of bus operations.
2. All values are in hexadecimal.
3. All bus cycles are write cycles unless otherwise noted.
4. Data bits DQ15-DQ8 are don’t cares for unlock and command cycles.
5. Address bits A
MAX
:A16 are don’t cares for unlock and command cycles, unless SA or PA required. (A
MAX
is the Highest Address pin.)
6. All Lock Register bits are one-time programmable. Program state = “0” and the erase state = “1.” The Persistent Protection Mode Lock Bit and the Password
Protection Mode Lock Bit cannot be programmed at the same time or the Lock Register Bits Program operation aborts and returns the device to read mode. Lock
Register bits that are reserved for future use default to “1’s.” The Lock Register is shipped out as “FFFF’s” before Lock Register Bit program execution.
7. The Exit command returns the device to reading the array.
8. If any Command Set Entry command was written, an Exit command must be issued to reset the device into read mode.
9. For PWDx, only one portion of the password can be programmed per each “A0” command.
10.Note that the password portion can be entered or read in any order as long as the entire 64-bit password is entered or read.
11.If ACC = V
HH
, sector protection matches when ACC = V
IH
.
12.Protected State = “00h,” Unprotected State = “01h.”
13.The All PPB Erase command embeds programming of all PPB bits before erasure.
Table 12.4
S29GL-P Sector Protection Command Definitions, x8
Command (Notes)
C
Bus Cycles (Notes
1
–
5
)
First/Seventh
Second/Eighth
Third
Fourth
Fifth
Sixth
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
L
Command Set Entry
3
AAA
AA
555
55
AAA
40
Bits Program
(6)
2
XXX
A0
XXX
DATA
Read
(6)
1
00
DATA
Command Set Exit (
7
,
8
)
2
XXX
90
XXX
00
P
Command Set Entry
3
AAA
AA
555
55
AAA
60
Password Program
(9)
2
XXX
A0
PWA
x
PWD x
Password Read
(10)
8
00
PWD0
01
PWD 1
02
PWD 2
03
PWD
3
04
PWD 4
05
PWD 5
06
PWD 6
07
PWD 7
Password Unlock
(10)
11
00
25
00
03
00
PWD 0
01
PWD
1
02
PWD 2
03
PWD 3
04
PWD 4
05
PWD 5
06
PWD 6
07
PWD
7
00
29
Command Set Exit (
7
,
8
)
2
XXX
90
XXX
00
N
PPB Command Set Entry
3
AAA
AA
55
55
AAA
C0
PPB Program (
11
,
12
)
2
XXX
A0
SA
00
All PPB Erase
(13)
2
XXX
80
00
30
PPB Status Read
(12)
1
SA
RD(0)
PPB Command Set Exit (
7
,
8
)
2
XXX
90
XXX
00
G
V
PPB Lock Command Set Entry
3
AAA
AA
555
55
AAA
50
PPB Lock Bit Set
(12)
2
XXX
A0
XXX
00
PPB Lock Status Read
(12)
1
XXX
RD(0)
PPB Lock Command Set Exit (
7
,
8
)
2
XXX
90
XXX
00
V
DYB Command Set Entry
3
AAA
AA
555
55
AAA
E0
DYB Set (
11
,
12
)
2
XXX
A0
SA
00
DYB Clear
(12)
2
XXX
A0
SA
01
DYB Status Read
(12)
1
SA
RD(0)
DYB Command Set Exit (
7
,
8
)
2
XXX
90
XXX
00
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S29GL128P11TAI022 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P11TAI023 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P11TAIV13 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P11TFI013 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P11TFI020 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S29GL128P11TAIV20 | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 16MX8/8MX16 110NS 56TSOP - Trays |
| S29GL128P11TFI010 | 功能描述:閃存 128Mb 3V 100ns Parallel NOR 閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問(wèn)時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| S29GL128P11TFI010 | 制造商:Spansion 功能描述:Mirrorbit Flash Memory IC |
| S29GL128P11TFI020 | 功能描述:閃存 128Mb 3V 110ns Parallel NOR 閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問(wèn)時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| S29GL128P11TFI020 | 制造商:Spansion 功能描述:Flash - NOR IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。