
2
S29GLxxxM MirrorBit
TM
 Flash Family
S29GLxxxM_00A5  April 30, 2004
P r e l i m i n a r y
General Description
The S29GL256/128/064/032M family of devices are 3.0 V single power Flash 
memory manufactured using 0.23 um MirrorBit technology. The S29GL256M is a 
256 Mbit, organized as 16,777,216 words or 33,554,432 bytes. The S29GL128M 
is a 128 Mbit, organized as 8,388,608 words or 16,777,216 bytes. The 
S29GL064M is a 64 Mbit, organized as 4,194,304 words or 8,388,608 bytes. The 
S29GL032M is a 32 Mbit, organized as 2,097,152 words or 4,194,304 bytes. De-
pending on the model number, the devices have an 8-bit wide data bus only, 16-
bit wide data bus only, or a 16-bit wide data bus that can also function as an 8-
bit wide data bus by using the BYTE# input. The devices can be programmed ei-
ther in the host system or in standard EPROM programmers.
Access times as fast as 90 ns (S29GL128M, S29GL064M, S29GL032M) or 100 ns 
(S29GL256M) are available. Note that each access time has a specific operating 
voltage range (V
CC
) as specified in the 
Product Selector Guide
 and the 
Ordering 
Information
 sections. Package offerings include 40-pin TSOP, 48-pin TSOP, 56-pin 
TSOP, 48-ball fine-pitch BGA, 63-ball fine-pitch BGA and 64-ball Fortified BGA, 
depending on model number. Each device has separate chip enable (CE#), write 
enable (WE#) and output enable (OE#) controls.
Each device requires only a 
single 3.0 volt power supply
 for both read and 
write functions. In addition to a V
CC
 input, a high-voltage 
accelerated program 
(ACC)
 feature provides shorter programming times through increased current on 
the WP#/ACC input. This feature is intended to facilitate factory throughput dur-
ing system production, but may also be used in the field if desired. 
The device is entirely command set compatible with the 
JEDEC single-power-
supply Flash standard
. Commands are written to the device using standard mi-
croprocessor write timing. Write cycles also internally latch addresses and data 
needed for the programming and erase operations.
The 
sector erase architecture
 allows memory sectors to be erased and repro-
grammed without affecting the data contents of other sectors. The device is fully 
erased when shipped from the factory.
Device programming and erasure are initiated through command sequences. 
Once a program or erase operation has begun, the host system need only poll the 
DQ7 (Data# Polling) or DQ6 (toggle) 
status bits 
or monitor the 
Ready/Busy# 
(RY/BY#)
 output to determine whether the operation is complete. To facilitate 
programming, an 
Unlock Bypass
 mode reduces command sequence overhead 
by requiring only two write cycles to program data instead of four.
Hardware data protection
 measures include a low V
CC
 detector that automat-
ically inhibits write operations during power transitions. The hardware sector 
protection feature disables both program and erase operations in any combina-
tion of sectors of memory. This can be achieved in-system or via programming 
equipment.
The 
Erase Suspend/Erase Resume 
feature allows the host system to pause an 
erase operation in a given sector to read or program any other sector and then 
complete the erase operation. The 
Program Suspend/Program Resume
 fea-
ture enables the host system to pause a program operation in a given sector to 
read any other sector and then complete the program operation.
The 
hardware RESET# pin
 terminates any operation in progress and resets the 
device, after which it is then ready for a new operation. The RESET# pin may be 
tied to the system reset circuitry. A system reset would thus also reset the device,