- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄231009 > S29AL016D70TAN013 (SPANSION LLC) 1M X 16 FLASH 3V PROM, 70 ns, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | S29AL016D70TAN013 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 1M X 16 FLASH 3V PROM, 70 ns, PDSO48 |
| 封裝： | MO-142DDD, TSOP-48 |
| 文件頁數(shù)： | 20/55頁 |
| 文件大?。?/td> | 1809K |
| 代理商： | S29AL016D70TAN013 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
November 27, 2007 S29AL016D_00_A7
S29AL016D
27
Data
She e t
Figure 9.1 Program Operation
Note
See Table 10.1 on page 30 for program command sequence.
9.6
Chip Erase Command Sequence
Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase
command, which in turn invokes the Embedded Erase algorithm. The device does not require the system to
preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire
memory for an all zero data pattern prior to electrical erase. The system is not required to provide any
controls or timings during these operations. Table 10.1 on page 30 shows the address and data requirements
for the chip erase command sequence.
Any commands written to the chip during the Embedded Erase algorithm are ignored. Note that a hardware
reset during the chip erase operation immediately terminates the operation. The Chip Erase command
sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.
The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. See Write
Operation Status on page 31 for information on these status bits. When the Embedded Erase algorithm is
complete, the device returns to reading array data and addresses are no longer latched.
Figure 9.2 on page 29 illustrates the algorithm for the erase operation. See Erase/Program Operations
on page 43 for parameters, and Figure 17.6 on page 44 for timing diagrams.
START
Write Program
Command Sequence
Data Poll
from System
Verify Data?
No
Yes
Last Address?
No
Yes
Programming
Completed
Increment Address
Embedded
Program
algorithm
in progress
相關PDF資料 |
PDF描述 |
|---|---|
| S29AL016D90BFN013 | 1M X 16 FLASH 3V PROM, 90 ns, PBGA48 |
| SRL91-17UGR2-BB99 | ROCKER SWITCH, SPDT, MOMENTARY, PANEL MOUNT |
| SRL91-13AAR2-BB99 | ROCKER SWITCH, SPDT, LATCHED, PANEL MOUNT |
| SRL91-13AGA3-BB9N | ROCKER SWITCH, SPDT, LATCHED, PANEL MOUNT |
| SRL91-26AGG4-BB98 | ROCKER SWITCH, DPST, MOMENTARY, PANEL MOUNT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S29AL016D70TFI010 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:16 MEGABIT CMOS 3.0 VOLT ONLY BOOT SECTOR FLASH MEMORY |
| S29AL016D70TFI010H | 制造商:Spansion 功能描述:Cut Tape |
| S29AL016D70TFI013 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:16 MEGABIT CMOS 3.0 VOLT ONLY BOOT SECTOR FLASH MEMORY |
| S29AL016D70TFI020 | 制造商:Spansion 功能描述:NOR Flash Parallel 3V/3.3V 16Mbit 2M/1M x 8bit/16bit 70ns 48-Pin TSOP Tray |
| S29AL016D70TFI020-ACT-PRO | 制造商:Spansion 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。