- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374648 > S25FL001D0FNAI011 (Spansion Inc.) 2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface PDF資料下載
參數(shù)資料
| 型號： | S25FL001D0FNAI011 |
| 廠商： | Spansion Inc. |
| 英文描述： | 2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| 中文描述： | 2兆位，1兆閃存的CMOS 3.0伏，25兆赫的SPI總線接口內(nèi)存 |
| 文件頁數(shù)： | 17/38頁 |
| 文件大?。?/td> | 892K |
| 代理商： | S25FL001D0FNAI011 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
June 9, 2004 30167A+1
S25FL Family (Serial Peripheral Interface)
17
P r e l i m i n a r y I n f o r m a t i o n
Table 6. Protection Modes
5. As defined by the values in the Block Protect (BP1, BP0) bits of the Status Register, as shown in Table
1
and
Table
2
.
The protection features of the device are summarized in Table
6
.
When the Status Register Write Disable (SRWD) bit of the Status Register is 0 (its
initial delivery state), it is possible to write to the Status Register provided that
the Write Enable Latch (WEL) bit has previously been set by a Write Enable
(WREN) instruction, regardless of the whether Write Protect (W#) is driven High
or Low.
When the Status Register Write Disable (SRWD) bit of the Status Register is set
to 1, two cases need to be considered, depending on the state of Write Protect
(W#):
If Write Protect (W#) is driven High, it is possible to write to the Status Reg-
ister provided that the Write Enable Latch (WEL) bit has previously been set
by a Write Enable (WREN) instruction.
If Write Protect (W#) is driven Low, it is not possible to write to the Status
Register even if the Write Enable Latch (WEL) bit has previously been set by
a Write Enable (WREN) instruction. (Attempts to write to the Status Register
are rejected, and are not accepted for execution). As a consequence, all the
data bytes in the memory area that are software protected (SPM) by the
Block Protect (BP1, BP0) bits of the Status Register, are also hardware pro-
tected against data modification.
Regardless of the order of the two events, the Hardware Protected Mode (HPM)
can be entered:
by setting the Status Register Write Disable (SRWD) bit after driving Write
Protect (W#) Low
or by driving Write Protect (W#) Low after setting the Status Register Write
Disable (SRWD) bit.
The only way to exit the Hardware Protected Mode (HPM) once entered is to pull
Write Protect (W#) High.
If Write Protect (W#) is permanently tied High, the Hardware Protected Mode
(HPM) can never be activated, and only the Software Protected Mode (SPM),
using the Block Protect (BP1, BP0) bits of the Status Register, can be used.
Read Data Bytes (READ)
The device is first selected by driving Chip Select (CS#) Low. The instruction code
for the Read Data Bytes (READ) instruction is followed by a 3-byte address (ad-
dress bits A23 to A18 are Don’t Care), each bit being latched-in during the rising
edge of Serial Clock (SCK). Then the memory contents, at that address, are
W# Signal
SRWD Bit
Mode
Write Protection of the Status
Register
Protected Area
(Note 1)
Unprotected Area
(Note 1)
1
1
Software
Protected
(SPM)
Status Register is Writeable (if the
WREN instruction has set the WEL
bit)
The values in the SRWD, BP1 and
BP0 bits can be changed
Protected against Page
Program and Erase
(SE, BE)
Ready to accept Page
Program and Sector
Erase Instructions
1
0
0
0
0
1
Hardware
Protected
(HPM)
Status Register is Hardware write
protected
The values in the SRWD, BP1 and
BP0 bits cannot be changed
Protected against Page
Program and Erase
(SE, BE)
Ready to accept Page
Program and Sector
Erase Instructions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S25FL001D0FNFI003 | 2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| S25FL001D0FNFI011 | 2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| S25FL001D0FNFI013 | 2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| S25FL002D | 2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| S25FL002D0FMAI011 | 2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S25FL001D0FNAI013 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| S25FL001D0FNFI001 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| S25FL001D0FNFI003 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| S25FL001D0FNFI011 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| S25FL001D0FNFI013 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。