參數資料
型號: S12SPIV2D
廠商: Motorola, Inc.
英文描述: MC9S12DT128 Device User Guide V02.09
中文描述: MC9S12DT128設備的用戶手冊V02.09
文件頁數: 126/138頁
文件大?。?/td> 2083K
代理商: S12SPIV2D
MC9S12DT128 Device User Guide — V02.09
126
Figure A-6 SPI Master Timing (CPHA =1)
Table A-18 SPI Master Mode Timing Characteristics
1
NOTES
:
1. The numbers 7, 8 in the column labeled “Num” are missing. This has been done on purpose to be consistent between the
Master and the Slave timing shown in
Table A-19
.
Conditions are shown in
Table A-4
unless otherwise noted, C
LOAD
= 200pF on all outputs
Num C
Rating
Symbol
Min
Typ
Max
Unit
1
P Operating Frequency
f
op
DC
1
/
2
f
bus
1
P SCK Period t
sck
= 1./f
op
t
sck
4
2048
t
bus
2
D Enable Lead Time
t
lead
1
/
2
t
sck
3
D Enable Lag Time
t
lag
1
/
2
t
sck
4
D Clock (SCK) High or Low Time
t
wsck
t
bus
30
1024 t
bus
ns
5
D Data Setup Time (Inputs)
t
su
25
ns
6
D Data Hold Time (Inputs)
t
hi
0
ns
9
D Data Valid (after SCK Edge)
t
v
25
ns
10
D Data Hold Time (Outputs)
t
ho
0
ns
11
D Rise Time Inputs and Outputs
t
r
25
ns
12
D Fall Time Inputs and Outputs
t
f
25
ns
SCK
(OUTPUT)
SCK
(OUTPUT)
MISO
(INPUT)
MOSI
(OUTPUT)
1
5
6
MSB IN
2
BIT 6 . . . 1
LSB IN
MASTER MSB OUT
2
MASTER LSB OUT
BIT 6 . . . 1
4
4
9
11
12
10
PORT DATA
(CPOL
=
0)
(CPOL
=
1)
PORT DATA
SS
1
(OUTPUT)
2
12
11
3
1.If configured as output
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.
相關PDF資料
PDF描述
S12PWM8B8CV1 MC9S12DT128 Device User Guide V02.09
S12PWM8B8CV1D MC9S12DT128 Device User Guide V02.09
S12FTS128KV2 MC9S12DT128 Device User Guide V02.09
S12FTS128KV2D MC9S12DT128 Device User Guide V02.09
S12MEBIV3 MC9S12DT128 Device User Guide V02.09
相關代理商/技術參數
參數描述
S12-SPL 制造商:Thomas & Betts 功能描述:Universal Recessed Box And Cover
S12SPSW 制造商:Panduit Corp 功能描述:51 RU 1070MM STANDARD SIDE PANEL FOR S-T 制造商:Panduit Corp 功能描述:51 RU 1070mm standard Side Panel for S-t 制造商:Panduit Corp 功能描述:51 RU 1200MM STANDARD SIDE PANEL FOR S-T
S12T2.5A-H 制造商:TE Connectivity 功能描述:
S12T2A-H 制造商:TE Connectivity 功能描述:
S12T4H1-A 制造商:TE Connectivity 功能描述: