參數(shù)資料
型號: S12BKPV1D
廠商: Motorola, Inc.
英文描述: MC9S12DT128 Device User Guide V02.09
中文描述: MC9S12DT128設(shè)備的用戶手冊V02.09
文件頁數(shù): 117/138頁
文件大?。?/td> 2083K
代理商: S12BKPV1D
MC9S12DT128 Device User Guide — V02.09
117
A.5 Reset, Oscillator and PLL
This section summarizes the electrical characteristics of the various startup scenarios for Oscillator and
Phase-Locked-Loop (PLL).
A.5.1 Startup
Table A-14
summarizes several startup characteristics explained in this section. Detailed description of
the startup behavior can be found in the Clock and Reset Generator (CRG) Block User Guide.
Table A-14 Startup Characteristics
A.5.1.1 POR
The release level V
PORR
and the assert level V
PORA
are derived from the V
DD
Supply. They are also valid
ifthedeviceispoweredexternally.AfterreleasingthePORresettheoscillatorandtheclockqualitycheck
are started. If after a time t
CQOUT
no valid oscillation is detected, the MCU will start using the internal self
clock. The fastest startup time possible is given by n
uposc
.
A.5.1.2 SRAM Data Retention
Provided an appropriate external reset signal is applied to the MCU, preventing the CPU from executing
codewhenVDD5isoutofspecificationlimits,theSRAMcontentsintegrityisguaranteedifafterthereset
the PORF bit in the CRG Flags Register has not been set.
A.5.1.3 External Reset
When external reset is asserted for a time greater than PW
RSTL
the CRG module generates an internal
reset, and the CPU starts fetching the reset vector without doing a clock quality check, if there was an
oscillation before reset.
A.5.1.4 Stop Recovery
Out of STOP the controller can be woken up by an external interrupt. A clock quality check as after POR
is performed before releasing the clocks to the system.
Conditions are shown in
Table A-4
unless otherwise noted
Num C
Rating
Symbol
Min
Typ
Max
Unit
1
T POR release level
V
PORR
2.07
V
2
T POR assert level
V
PORA
0.97
V
3
D Reset input pulse width, minimum input time
PW
RSTL
2
t
osc
4
D Startup from Reset
n
RST
192
196
n
osc
5
D Interrupt pulse width, IRQ edge-sensitive mode
PW
IRQ
20
ns
6
D Wait recovery startup time
t
WRS
14
t
cyc
相關(guān)PDF資料
PDF描述
S12CPUV2 MC9S12DT128 Device User Guide V02.09
S12CPUV2D MC9S12DT128 Device User Guide V02.09
S12CRGV4 MC9S12DT128 Device User Guide V02.09
S12CRGV4D MC9S12DT128 Device User Guide V02.09
S12DTB128PIMV2 MC9S12DT128 Device User Guide V02.09
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S12BKVD1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Automotive applications
S12B-PADSS-1(LF)(SN) 制造商:JST Manufacturing 功能描述:PAD Series 12 Position 2 mm Pitch Side Entry Shrouded Header Connector
S12B-PADSS-1-GW 制造商:JST Manufacturing 功能描述:12 Position Side Entry Shrouded Header
S12B-PASK-2 功能描述:CONN HEADR PA 12POS SIDE 2MM TIN RoHS:否 類別:連接器,互連式 >> 矩形- 接頭,公引腳 系列:PA 標準包裝:1 系列:- 觸點類型::公形引腳 連接器類型:接頭,無罩 位置數(shù):16 加載位置的數(shù)目:全部 間距:0.100"(2.54mm) 行數(shù):1 行間距:- 觸點接合長度:0.230"(5.84mm) 安裝類型:通孔 端子:焊接 緊固型:- 特點:- 觸點表面涂層:錫 觸點涂層厚度:100µin(2.54µm) 顏色:黑 包裝:散裝 配套產(chǎn)品:S7049-ND - CONN HEADER FMALE 16POS .1" GOLDS7014-ND - CONN HEADER FEMALE 16POS.1" TINS5647-ND - CONN FMALE 16POS .1" SMD GOLDS5608-ND - CONN FEMALE 16POS .1" SMD TINS5491-ND - CONN FEMALE 16POS .100" R/A GOLDS5452-ND - CONN FEMALE 16POS .100" R/A TINS4546-ND - CONN FMALE 16POS .1" SMD GOLDS4507-ND - CONN FEMALE 16POS .1" SMD TINS4390-ND - CONN FEMALE 16POS .100" R/A GOLDS4351-ND - CONN FEMALE 16POS .100" R/A TIN更多... 其它名稱:S1022-16
S12B-PASK-2(LF)(SN) 制造商:JST Manufacturing 功能描述:CONN HEADR PA 12POS SIDE 2MM TIN 制造商:JST Manufacturing 功能描述:PA Series 12 Position 2 mm Through Hole Wire to Board Single Row Shrouded Header 制造商:JST Manufacturing 功能描述:12 way side entry PCB header PA 2.0