- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374609 > S-29220A (Seiko Instruments Inc.) 128-Word x 16-Bit CMOS Serial EEPROM(2K位CMOS串行EEPROM) PDF資料下載
參數(shù)資料
| 型號(hào)： | S-29220A |
| 廠商： | Seiko Instruments Inc. |
| 英文描述： | 128-Word x 16-Bit CMOS Serial EEPROM(2K位CMOS串行EEPROM) |
| 中文描述： | 128字× 16位的CMOS串行EEPROM（2K位的CMOS串行EEPROM的） |
| 文件頁數(shù)： | 7/47頁 |
| 文件大小： | 255K |
| 代理商： | S-29220A |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
CMOS SERIAL E
2
PROM
S-29XX0A Series
6
Seiko Instruments Inc.
Operation
Instructions (in the order of start-bit, instruction, address, and data) are latched to DI in synchronization with the rising
edge of SK after CS goes high. A start-bit can only be recognized when the high of DI is latched to the rising edge of
SK when CS goes from low to high, it is impossible for it to be recognized as long as DI is low, even if there are SK
pulses after CS goes high. Any SK pulses input while DI is low are called dummy clocks." Dummy clocks can be
used to adjust the number of clock cycles needed by the serial IC to match those sent out by the CPU. Instruction
input finishes when CS goes low, where it must be between commands during t
CDS
.
All input, including DI and SK signals, is ignored while CS is low, which is stand-by mode.
1.
Read
The READ instruction reads data from a specified address. After A0 is latched at the rising edge of SK, DO output
changes from a high-impedance state (Hi-Z) to low level output. Data is continuously output in synchronization with
the rise of SK.
When all of the data (D0) in the specified address has been read, the data in the next address can be read with the
input of another SK clock. Thus, it is possible for all of the data addresses to be read through the continuous input of
SK clocks as long as CS is high.
The last address (An ··· A1 A0 = 1 ··· 11) rolls over to the top address (An ··· A0 = 0 ··· 00).
Figure 4
Read Timing (S-29130A)
Figure 5
Read Timing
(S-29230A)
D
15
D
15
D
14
D
14
D
13
D
14
Hi
-
Z
A
5
A
4
A
3
A
2
A
1
A
0
+1
D
13
D
0
D
1
D
2
D
15
0
Hi-Z
A
0
A
1
A
2
A
3
A
4
A
5
0
1
1
28
27
26
25
24
23
12
11
10
9
8
7
6
5
4
3
2
1
44
43
42
41
40
39
A
5
A
4
A
3
A
2
A
1
A
0
+2
D
13
D
0
D
1
D
2
CS
SK
DI
DO
4
0
1
1
3
2
1
CS
SK
DI
DO
D
15
D
15
D
14
D
14
D
13
D
14
Hi
-
Z
A
6
A
5
A
4
A
3
A
2
A
1
A
0
+1
D
13
D
0
D
1
D
2
D
15
0
Hi-Z
A
0
A
1
A
2
A
3
A
4
A
5
29
28
27
26
25
24
13
12
11
10
9
8
7
6
5
45
44
43
42
41
40
A
6
A
5
A
4
A
3
A
2
A
1
A
0
+2
D
13
D
0
D
1
D
2
A
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S-29255 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| S-29255ACA | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| S-29255ADP | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| S-29255AFE | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| S-29255A | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S-29220ADFJ | 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:CMOS SERIAL EEPROM |
| S-29220ADP | 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:CMOS SERIAL EEPROM |
| S-29220AFJ | 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:CMOS SERIAL EEPROM |
| S-29221A | 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:CMOS SERIAL EEPROM |
| S-29221ADP | 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:CMOS SERIAL EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。