- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄271544 > S-1009N32I-N4T1U 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO4 PDF資料下載
參數(shù)資料
| 型號(hào)： | S-1009N32I-N4T1U |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO4 |
| 封裝： | HALOGEN AND LEAD FREE, SC-82AB, 4 PIN |
| 文件頁數(shù)： | 5/38頁 |
| 文件大?。?/td> | 493K |
| 代理商： | S-1009N32I-N4T1U |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
SUPER-LOW CURRENT CONSUMPTION SUPER HIGH-ACCURACY VOLTAGE DETECTOR WITH DELAY CIRCUIT (EXTERNAL DELAY TIME SETTING)
Rev.4.2_00
S-1009 Series
Seiko Instruments Inc.
13
2. Delay Circuit
The delay circuit delays the output signal to the OUT pin from the time at which the power voltage (VDD) exceeds
the release voltage (
+VDET) when VDD is turned on. The output signal is not delayed when VDD decreases to the
detection voltage (
VDET) or less (Refer to Figure 14).
The delay time (tD) is determined by the time constant of the built-in constant current (approx. 100 nA) and the
attached external capacitor (CD), or the delay time (tD0) when the CD pin is open, and calculated from the following
equation.
tD [ms] = Delay coefficient
× CD [nF] + tD0 [ms]
Delay coefficient (
+85°C) : Min. 2.82, Typ. 4.20, Max. 5.72
Delay coefficient (
+25°C) : Min. 4.70, Typ. 5.47, Max. 6.24
Delay coefficient (
40°C) : Min. 5.64, Typ. 8.40, Max. 12.01
tD0 (
40°C to +85°C) : Min. 0.01 ms, Typ. 0.10 ms, Max. 0.24 ms
When the CD value is sufficiently large, the tD0 value can be disregarded.
Caution 1.
When the CD pin is open, a double pulse shown in Figure 15 may appear at release.
To avoid the double pulse, attach 100 pF or larger capacitor to the CD pin. Do not apply
voltage to the CD pin from the exterior.
VOUT
Time
Figure 15
2.
Print circuit board layout should be made in such a way that no current flows into or flows
from the CD pin since the impedance of the CD pin is high, otherwise correct delay time
cannot be provided.
3.
There is no limit for the capacitance of the external capacitor (CD) as long as the leakage
current of the capacitor can be ignored against the built-in constant current value. Leakage
current causes deviation in delay time. When the leakage current is larger than the built-in
constant current, no release takes place.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S-80140ALMC-JAZT2U | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5 |
| S-8357G33MC-MIST2U | SWITCHING CONTROLLER, 345 kHz SWITCHING FREQ-MAX, PDSO5 |
| SMTR282R5SF/OO | 1-OUTPUT 20 W DC-DC REG PWR SUPPLY MODULE |
| SD-14595F2-415 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
| SD-14595F2-425 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S-1009N33I-M5T1U | 制造商:Seiko Instruments Inc (SII) 功能描述:VOLTAGE DETECTOR ULTRA LOW IQ |
| S-1009N33I-N4T1U | 功能描述:VOLTAGE SUPERVISORY 制造商:ablic u.s.a. inc. 系列:S-1009 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:電壓檢測器 受監(jiān)控電壓數(shù):1 輸出:開路漏極或開路集電極 復(fù)位:低有效 復(fù)位超時(shí):- 電壓 - 閾值:3.3V 工作溫度:-40°C ~ 85°C（TA） 安裝類型:表面貼裝 封裝/外殼:SC-82A，SOT-343 供應(yīng)商器件封裝:SC-82AB 標(biāo)準(zhǔn)包裝:1 |
| S-1009N34I-M5T1U | 功能描述:VOLTAGE SUPERVISORY 制造商:ablic u.s.a. inc. 系列:* 包裝:剪切帶（CT） 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應(yīng)商器件封裝:SOT-23-5 標(biāo)準(zhǔn)包裝:1 |
| S-1009N35I-I4T1U | 功能描述:VOLTAGE SUPERVISORY 制造商:ablic u.s.a. inc. 系列:S-1009 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:電壓檢測器 受監(jiān)控電壓數(shù):1 輸出:開路漏極或開路集電極 復(fù)位:低有效 復(fù)位超時(shí):- 電壓 - 閾值:3.5V 工作溫度:-40°C ~ 85°C（TA） 安裝類型:表面貼裝 封裝/外殼:4-SMD，扁平引線 供應(yīng)商器件封裝:SNT-4A 標(biāo)準(zhǔn)包裝:1 |
| S-1009N35I-M5T1U | 功能描述:VOLTAGE SUPERVISORY 制造商:ablic u.s.a. inc. 系列:* 包裝:剪切帶（CT） 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應(yīng)商器件封裝:SOT-23-5 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。