參數(shù)資料
型號(hào): RVPXA272FC5520
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 520 MHz, RISC PROCESSOR, PBGA336
封裝: 14 X 14 MM, 1.45 MM PITCH, LEAD FREE, CSP-336
文件頁(yè)數(shù): 2/44頁(yè)
文件大?。?/td> 1302K
代理商: RVPXA272FC5520
Package Information
10
Intel PXA255 Processor Electrical, Mechanical, and Thermal Specification
SDCKE[1]
OC
SDRAM and/or Synchronous Static Memory clock
enable. (output) Connect to the clock enable pins of
SDRAM. It is deasserted during sleep. SDCKE[1] is
always de-asserted upon reset. The memory controller
provides control register bits for de-assertion.
Driven low
SDCLK[0]
OC
Synchronous Static Memory clock. (output) Connect to
the clock (CLK) pins of SMROM. It is driven by either the
internal memory controller clock, or the internal memory
controller clock divided by 2. At reset, all clock pins are
free running at the divide-by-2 clock speed and may be
turned off via free-running control register bits in the
memory controller. The memory controller also provides
control register bits for clock division and deassertion of
each SDCLK pin. SDCLK[0] control register assertion bit
defaults to on if the boot-time static memory bank 0 is
configured for SMROM.
SDCLK[1]
OCZ
SDRAM Clocks (output) Connect SDCLK[1] and
SDCLK[2] to the clock pins of SDRAM in bank pairs 0/1
and 2/3, respectively. They are driven by either the
internal memory controller clock, or the internal memory
controller clock divided by 2. At reset, all clock pins are
free running at the divide-by-2 clock speed and may be
turned off via free-running control register bits in the
memory controller. The memory controller also provides
control register bits for clock division and de-assertion of
each SDCLK pin. SDCLK[2:1] control register assertion
bits are always de-asserted upon reset.
Driven Low
SDCLK[2]
OC
Driven Low
nCS[5]/
GPIO[33]
ICOCZ
Static chip selects. (output) Chip selects to static
memory devices such as ROM and Flash. Individually
programmable in the memory configuration registers.
nCS[5:0] can be used with variable latency I/O devices.
Pulled High -
Note[1]
Note [4]
nCS[4]/
GPIO[80]
ICOCZ
nCS[3]/
GPIO[79]
ICOCZ
nCS[2]/
GPIO[78]
ICOCZ
nCS[1]/
GPIO[15]
ICOCZ
nCS[0]
ICOCZ
Static chip select 0. (output) Chip select for the boot
memory. nCS[0] is a dedicated pin.
Driven High
Note [4]
RD/nWR
OCZ
Read/Write for static interface. (output) Signals that the
current transaction is a read or write.
Driven Low
Holds last state
RDY/
GPIO[18]
ICOCZ
Variable latency I/O ready pin. (input) Notifies the
memory controller when an external bus device is ready
to transfer data.
Pulled High -
Note[1]
Note [3]
L_DD[8]/
GPIO[66]
ICOCZ
LCD display data. (output) Transfers pixel information
from the LCD controller to the external LCD panel.
Memory controller alternate bus master request.
(input) Allows an external device to request the system
bus from the memory controller.
Pulled High -
Note[1]
Note [3]
Table 3. Pin and Signal Descriptions for the PXA255 Processor (Sheet 2 of 9)
Pin Name
Type
Signal Descriptions
Reset State
Sleep State
相關(guān)PDF資料
PDF描述
R5F21366ANFP 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64
R65C29J10 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQCC68
R65C29{PLCC}{84PIN}10E 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQCC84
R80C32-1:R 8-BIT, 16 MHz, MICROCONTROLLER, CQCC44
R80C32-S:R 8-BIT, 20 MHz, MICROCONTROLLER, CQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RVQ040N05 制造商:ROHM 制造商全稱:Rohm 功能描述:4V Drive Nch MOSFET
RVQ040N05TR 功能描述:MOSFET Med Pwr, Sw MOSFET N Chan, 45V, 4A RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS(導(dǎo)通):0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube
RVQ103YN 制造商:TOCOS 制造商全稱:TOCOSAMERICA, INC. 功能描述:Long Life 10mm Diameter, Single-Turn, Carbon Panel Controls
RVQ10YN10FB100M 制造商:TOCOS 制造商全稱:TOCOSAMERICA, INC. 功能描述:Long Life 10mm Diameter, Single-Turn, Carbon Panel Controls
RVQ10YN10FB101M 制造商:TOCOS 制造商全稱:TOCOSAMERICA, INC. 功能描述:Long Life 10mm Diameter, Single-Turn, Carbon Panel Controls