參數(shù)資料
型號(hào): RVPXA272FC5416
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 416 MHz, RISC PROCESSOR, PBGA336
封裝: 14 X 14 MM, 1.45 MM PITCH, LEAD FREE, CSP-336
文件頁(yè)數(shù): 10/44頁(yè)
文件大?。?/td> 1302K
代理商: RVPXA272FC5416
Package Information
18
Intel PXA255 Processor Electrical, Mechanical, and Thermal Specification
Table 4. Pin Description Notes
Note
Description
[1]
GPIO reset operation: Configured as GPIO inputs by default after any reset. The input buffers for these pins are
disabled to prevent current drain and the pins are pulled high with 10K to 60K internal resistors. The input paths
must be enabled and the pullups turned off by clearing the read-disable-hold (RDH) bit described in
Section 3.5.7, “Power Manager Sleep Status Register (PSSR)” on page 3-27 in the Intel PXA255 Processor
Developers Manual. Even though sleep mode sets the RDH bit, the pull-up resistors are not re-enabled by sleep
mode.
[2]
Crystal oscillator pins: These pins connect the external crystals to the on-chip oscillators. Refer to Section 3.3.1,
“32.768 kHz Oscillator” on page 3-4 in the Intel PXA255 Processor Developers Manual and Section 3.3.2,
“3.6864 MHz Oscillator” on page 3-4 of the Intel PXA255 Processor Developers Manual for details on sleep-
mode operation.
[3]
GPIO sleep operation: The state of these pins is determined by the corresponding PGSRn during the transition
into sleep mode. See Section 3.5.9, “Power Manager GPIO Sleep State Registers (PGSR0, PGSR1, PGSR2)”
and Section 4.1.3.2, “GPIO Pin Direction Registers (GPDR0, GPDR1, GPDR2)” on page 4-8 in the Intel
PXA255 Processor Developers Manual. If selected as an input, this pin does not drive during sleep. If selected
as an output, the value contained in the sleep-state register is driven out onto the pin and held there while the
PXA255 processor is in sleep mode.
GPIOs configured as inputs after exiting sleep mode cannot be used until PSSR[RDH] is cleared.
[4]
Static memory control pins: During sleep mode, these pins can be programmed to either drive the value in the
sleep-state register or be placed in Hi-Z. To select the Hi-Z state, software must set the FS bit in the power-
manager general-configuration register. If PCFR[FS] is not set, then during the transition to sleep these pins
function as described in [3], above. For nWE, nOE, and nCS[0], if PCFR[FS] is not set, they are driven high by
the memory controller before entering sleep. If PCFR[FS] is set, these pins are placed in Hi-Z.
[5]
PCMCIA control pins: During sleep mode: can be programmed either to drive the value in the sleep-state
register or be placed in Hi-Z. To select the Hi-Z state, software must set PCFR[FP]. If it is not set, then during the
transition to sleep these pins function as described in [3], above.
[6]
During sleep, this supply may be driven low. This supply must never be high impedance.
[7]
Remains powered in sleep mode.
相關(guān)PDF資料
PDF描述
RVPXA272FC5520 32-BIT, 520 MHz, RISC PROCESSOR, PBGA336
R5F21366ANFP 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64
R65C29J10 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQCC68
R65C29{PLCC}{84PIN}10E 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQCC84
R80C32-1:R 8-BIT, 16 MHz, MICROCONTROLLER, CQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RVQ040N05 制造商:ROHM 制造商全稱:Rohm 功能描述:4V Drive Nch MOSFET
RVQ040N05TR 功能描述:MOSFET Med Pwr, Sw MOSFET N Chan, 45V, 4A RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS(導(dǎo)通):0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube
RVQ103YN 制造商:TOCOS 制造商全稱:TOCOSAMERICA, INC. 功能描述:Long Life 10mm Diameter, Single-Turn, Carbon Panel Controls
RVQ10YN10FB100M 制造商:TOCOS 制造商全稱:TOCOSAMERICA, INC. 功能描述:Long Life 10mm Diameter, Single-Turn, Carbon Panel Controls
RVQ10YN10FB101M 制造商:TOCOS 制造商全稱:TOCOSAMERICA, INC. 功能描述:Long Life 10mm Diameter, Single-Turn, Carbon Panel Controls