參數(shù)資料
型號： RV5C339
廠商： Ricoh Co., Ltd.
英文描述： 3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION
中文描述： 3線串行接口實時時鐘IC，帶有電壓檢測功能
文件頁數(shù)： 31/51頁
文件大?。?/td> 421K
代理商： RV5C339
RV5C339A
34
4. Alarm and Periodic Interrupt
The RV5C339A incorporates the alarm circuit and the periodic interrupt circuit that are configured to generate
alarm signals and periodic interrupt signals, respectively, for output from the INTRA and INTRB pins as described
below.
1)Alarm Circuit
The alarm interrupt circuit is configured to generate alarm signals for output from the INTRA or INTRB, which is
driven low (enabled) upon the occurrence of a match between current time read by the time counters (the day-of-
week, hour, and minute counters) and alarm time preset by the alarm registers (the Alarm_W registers intended
for the day-of-week, hour, and minute digit settings and the Alarm_D registers intended for the hour and minute
digit settings). The Alarm_W outputs from INTRB pin, and the Alarm_D outputs from INTRA pin.
2)Periodic Interrupt Circuit
The periodic interrupt circuit is configured to generate either clock pulses in the pulse mode or interrupt signals
in the level mode for output from the INTRA pin depending on the CT2, CT1, and CT0 bit settings in the control
register 1.
The above two types of interrupt signals are monitored by the flag bits (i.e. the WAFG, DAFG, and CTFG bits in the
control register 2) and enabled or disabled by the enable bits (i.e. the WALE, DALE, CT2, CT1, and CT0 bits in the
control register 1) as listed in the table below.
Flag bits
Enable bits
Output pin
Alarm signals
WAFG bit
WALE bit
INTRB
(under control of Alarm_W registers) (D1 at Address Fh)
(D7 at Address Eh)
Alarm signals
DAFG bit
DALE bit
INTRA
(under control of Alarm_D registers) (D0 at Address Fh)
(D6 at Address Eh)
Periodic interrupt signals
CTFG bit
CT2, CT1, and CT0 bits (D2 to D0 at Address Eh)
INTRA
(D2 at Address Fh) (these bit settings of 0 disable the periodic interrupt circuit)
At power-on, when the WALE, DALE, CT2, CT1, and CT0 bits are set to 0 in the control register 1, the INTRA and
INTRB pin are driven high (disabled).
When two types of interrupt signals are output simultaneously from the INTRA pin, the output from the INTRA
pin becomes an OR waveform of their negative logic.
Alarm_D
Priodic Interrupt
INTRA
In this event, which type of interrupt signal is output from the INTRA pin can be confirmed by reading
the DAFG and CTFG bit settings in the control register 2.
Example: Combined Output of Alarm Interrupt Signals from the INTRA pin Under Control of Alarm_D and periodic
interrupt Registers
相關(guān)PDF資料
PDF描述
RV5VG1XXC-E1 POWER SUPPLY SUPPORT CKT, PDSO8
RX-4045NBAA REAL TIME CLOCK, PDSO22
RX-4045SA-0 REAL TIME CLOCK, PDSO14
RX-4045SA-3 REAL TIME CLOCK, PDSO14
RX-4801JE REAL TIME CLOCK, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RV5C339A 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION
RV5C339A_03 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3-WIRE SERIAL INTERFACE REAL-TIME CLOCK IC WITH VOLTAGE MONITORING FUNCTION
RV5C339A-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION
RV5C348A 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION
RV5C348B 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*