- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362033 > RT54SX16-CQ256M Field Programmable Gate Array (FPGA) PDF資料下載
參數(shù)資料
| 型號： | RT54SX16-CQ256M |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | 現(xiàn)場可編程門陣列（FPGA） |
| 文件頁數(shù)： | 1/36頁 |
| 文件大?。?/td> | 833K |
| 代理商： | RT54SX16-CQ256M |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
March 2001
2001 Actel Corporation
1
v2.0
54SX Family FPGAs
RadTolerant and HiRel
Features
RadTolerant 54SX Family
Tested Total Ionizing Dose (TID) Survivability Level
Radiation Performance to 100Krads (Si) (I
CC
Standby
Parametric)
Devices Available from Tested Pedigreed Lots
Up to 160 MHz On-Chip Performance
Offered as Class B and E-Flow (Actel Space Level Flow)
QMl Certified Devices
HiRel 54SX Family
Fastest HiRel FPGA Family Available
Up to 240 MHz On-Chip Performance
Low Cost Prototyping Vehicle for RadTolerant Devices
Offered as Commercial or Military Temperature Tested
and Class B
Cost Effective QML MIL-Temp Plastic Packaging Options
Standard Hermetic Packaging Offerings
QML Certified Devices
High Density Devices
16,000 and 32,000 Available Logic Gates
Up to 228 User I/Os
Up to 1,080 Dedicated Flip-Flops
Easy Logic Integration
Non-Volatile, User Programmable
Highly Predictable Performance with 100% Automatic
Place and Route
100% Resource Utilization with 100% Pin Locking
Mixed Voltage Support—3.3V Operation with 5.0V Input
Tolerance for Low Power Operation
JTAG Boundary Scan Testing in Compliance with IEEE
Standard 1149.1
Secure Programming Technology Prevents Reverse
Engineering and Design Theft
Permanently Programmed for Operation on Power-Up
Unique In-System Diagnostic and Debug Facility with
Silicon Explorer
Supported by Actel’s Designer Series and DeskTOP Series
Development Systems with Automatic Timing Driven
Place and Route
Predictable, Reliable, and Permanent Antifuse Technology
Performance
SX Product Profile
Device
RT54SX16
A54SX16
RT54SX32
A54SX32
Capacity
System Gates
Logic Gates
24,000
16,000
24,000
16,000
48,000
32,000
48,000
32,000
Logic Modules
1,452
1,452
2,880
2,880
Register Cells
528
528
1,080
1,080
Combinatorial Cells
924
924
1,800
1,800
User I/Os (Maximum)
179
180
227
228
JTAG
Yes
Yes
Yes
Yes
Packages (by pin count)
CQFP
208, 256
208, 256
208, 256
208, 256
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RT54SX32-1CQ208 | Field Programmable Gate Array (FPGA) |
| RT54SX32-1CQ208B | Field Programmable Gate Array (FPGA) |
| RT54SX32-1CQ208E | Field Programmable Gate Array (FPGA) |
| RT54SX32-1CQ208M | Field Programmable Gate Array (FPGA) |
| RT54SX32-1CQ256 | Field Programmable Gate Array (FPGA) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RT54SX32-1CG256 | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:SX Family FPGAs RadTolerant and HiRel |
| RT54SX32-1CG256B | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:SX Family FPGAs RadTolerant and HiRel |
| RT54SX32-1CG256E | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:SX Family FPGAs RadTolerant and HiRel |
| RT54SX32-1CG256M | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:SX Family FPGAs RadTolerant and HiRel |
| RT54SX32-1CQ208 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。