- 您現(xiàn)在的位置：買賣IC網 > PDF目錄230918 > RDC-19220S-472Y (DATA DEVICE CORP) SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDIP40 PDF資料下載
參數(shù)資料
| 型號： | RDC-19220S-472Y |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 位置變換器 |
| 英文描述： | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDIP40 |
| 封裝： | 2 X 0.600 INCH, 0.200 INCH HEIGHT, CERAMIC, DDIP-40 |
| 文件頁數(shù)： | 16/20頁 |
| 文件大?。?/td> | 276K |
| 代理商： | RDC-19220S-472Y |
5
Data Device Corporation
www.ddc-web.com
RDC-19220/2S
E-11/02-300
GENERAL SETUP CONDITIONS
DDC has external component selection software which consid-
ers all the criteria below and, in a simple fashion, asks the key
parameters (carrier frequency, resolution, bandwidth, and track-
ing rate) to derive the external component values.
The following recommendations should be considered when
installing the RDC-19220/2S R/D converter:
1) When setting the bandwidth (BW) and Tracking Rate (TR)
(selecting five external components), the system requirements
need to be considered. For the greatest noise immunity, select
the minimum BW and TR the system will allow.
2) Power supplies are ±5V DC. For lowest noise performance it
is recommended that a 0.1F or larger cap be connected from
each supply to ground near the converter package.
3) Resolver inputs and velocity output are referenced to AGND.
This pin should be connected to GND near the converter pack-
age. Digital currents flowing through ground will not disturb the
analog signals.
4) The BIT output, which is active low, is activated by an error of
approximately 100 LSBs. During normal operation, for step
inputs or on power up, a large error can exist.
ERROR PROCESSOR
RESOLVER
INPUT
(
θ)
VELOCITY
OUT
DIGITAL
POSITION
OUT (
φ)
VCO
CT
S
A
+ 1
1
B
S
+ 1
10B
H = 1
+
-
e
A2
S
-12
db/oct
BA
2A
-6 db/oct
10B
ω (rad/sec)
2A
2 2 A
ω (rad/sec)
f
= BW (Hz) =
BW
2 A
π
CLOSED LOOP
(B = A/2)
GAIN = 0.4
GAIN = 4
(CRITICALLY DAMPED)
OPEN LOOP
FIGURE 3. TRANSFER FUNCTION
BLOCK DIAGRAM #2
FIGURE 4. BODE PLOTS
TABLE 2. TRACKING/BW RELATIONSHIP
RPS (MAX)/BW
RESOLUTION
1
10
0.50
12
0.25
14
0.125
16
5) Setup of bandwidth and velocity scaling for the optimized crit-
ically damped case should proceed as follows:
6) Selecting a fBW that is too low relative to the maximum appli-
cation tracking rate can create a spin-around condition in which
the converter never settles. The relationship to insure against
spin-around is as follows (TABLE 2.):
- Select the desired f
BW (closed loop), based on overall
system dynamics.
- Select fcarrier
≥ 3.5 f
BW
- Compute R
v = 55 k x
{
}
Application max rate
- Compute C
BW
(pF) =
3.2 x F
S
(Hz) x 10
8
R
V x (fBW)
2
- Where FS = 70 kHz for R
S = 30 k
100 kHz for R
S = 20 k
125 kHz for R
S = 15 k
- Compute R
B =
0.9
C
BW x fBW
- Compute CBW
10
For the converter max tracking rate value,
see the row indicated in TABLE 3.
相關PDF資料 |
PDF描述 |
|---|---|
| RDC-19220S-473Z | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDIP40 |
| RD-14592D1-454L | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, MDMA36 |
| RD-14592D1-455 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, MDMA36 |
| RD-14592D1-464Q | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, MDMA36 |
| RD-14597D1-862Q | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DIP36 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| RDC19221-101 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| RDC-19221-102 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDT/Resolver-to-Digital Converter |
| RDC-19221-103 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDT/Resolver-to-Digital Converter |
| RDC19221-121 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC |
| RDC-19221-122 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDT/Resolver-to-Digital Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。