
R01UH0040EJ0100 Rev.1.00
Page 231 of 1657
Sep 8, 2011
RX630 Group
9. Clock Generation Circuit
9.
Clock Generation Circuit
9.1
Overview
The RX630 Group incorporates a clock generation circuit.
Table 9.1 lists the specifications of the clock generation circuit.
Figure 9.1 shows a block diagram of the clock
generation circuit.
Table 9.1
Specifications of Clock Generation Circuit
Item
Specification
Use
Generates the system clock (ICLK) to be supplied to the CPU, DMAC, DTC, ROM, and
RAM.
Generates the peripheral module clock (PCLKB) to be supplied to peripheral modules.
Generates the FlashIF clock (FCLK) to be supplied to the FlashIF.
Generates the external bus clock (BCLK) to be supplied to the external bus.
Generates the USB clock (UCLK) to be supplied to the USB.
Generates the CAN clock (CANCLK) to be supplied to the CAN.
Generates the IEBUS clock (IECLK) to be supplied to the IEBUS.
Generates the RTC-dedicated sub clock (RTCSCLK) to be supplied to the RTC.
Generates the RTC-dedicated main clock (RTCMCLK) to be supplied to the RTC.
Generates the IWDT-dedicated low-speed clock (IWDTCLK) to be supplied to the IWDT.
Generates the JTAG-dedicated clock (JTAGTCK) to be supplied to the JTAG.
Operating frequency
ICLK: 100 MHz (max)
PCLKB: 50 MHz (max)
FCLK: 4 MHz to 50 MHz
BCLK: 50 MHz (max)
BCLK pin output: 25 MHz (max)
UCLK: 48 MHz (max)
CANCLK: 20 MHz (max)
IECLK: 50 MHz (max)
RTCSCLK: 32.768 kHz
RTCMCLK: 4 MHz to 16 MHz
IWDTCLK: 125 kHz
JTAGTCK: 10 MHz (max)
Main clock oscillator
Resonator frequency: 4 MHz to 16 MHz
External clock input frequency: 20 MHz (max)
Connectable resonator or additional circuit: ceramic resonator, crystal resonator
Connection pin: EXTAL, XTAL
Oscillation stop detection function:
When an oscillation stop is detected with the main clock, the system clock source is switched
to LOCO and MTU2 output can be forcedly driven to the high-impedance.
Forced oscillation function
Sub-clock oscillator
Resonator frequency: 32.768 kHz
Connectable resonator or additional circuit: crystal resonator
Connection pin: XCIN, XCOUT
PLL circuit
Input clock source: main clock
Input pulse frequency division ratio: Selectable from 1, 2, and 4
Input frequency: 4 MHz to 16 MHz
Frequency multiplication ratio: Selectable from 8, 10, 12, 16, 20, 24, 25, and 50
VCO oscillation frequency: 104 MHz to 200 MHz
High-speed on-chip oscillator
(HOCO)
Oscillation frequency: 50 MHz
HOCO power supply control
Low-speed on-chip oscillator (LOCO)
Oscillation frequency: 125 kHz
IWDT-dedicated on-chip oscillator
Oscillation frequency: 125 kHz
External clock input (TCK) for JTAG
Input clock frequency: 10 MHz (max)
Control of output on the BCLK pin
BCLK clock output or high-level output is selectable
BCLK or BCLK/2 is selectable