- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69313 > R5F3650KNFB MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | R5F3650KNFB |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 0.50 MM PITCH, LQFP-100 |
| 文件頁(yè)數(shù)： | 65/81頁(yè) |
| 文件大?。?/td> | 879K |
| 代理商： | R5F3650KNFB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)當(dāng)前第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)
83
4317K–AVR–03/2013
AT90PWM2/3/2B/3B
Note:
1. n = 3, 2, 1 or 0.
When changing the ISCn1/ISCn0 bits, the interrupt must be disabled by clearing its Interrupt
Enable bit in the EIMSK Register. Otherwise an interrupt can occur when the bits are changed.
12.0.2
External Interrupt Mask Register – EIMSK
Bits 3..0 – INT3 – INT0: External Interrupt Request 3 - 0 Enable
When an INT3 – INT0 bit is written to one and the I-bit in the Status Register (SREG) is set
(one), the corresponding external pin interrupt is enabled. The Interrupt Sense Control bits in the
External Interrupt Control Register – EICRA – defines whether the external interrupt is activated
on rising or falling edge or level sensed. Activity on any of these pins will trigger an interrupt
request even if the pin is enabled as an output. This provides a way of generating a software
interrupt.
12.0.3
External Interrupt Flag Register – EIFR
Bits 3..0 – INTF3 - INTF0: External Interrupt Flags 3 - 0
When an edge or logic change on the INT3:0 pin triggers an interrupt request, INTF3:0 becomes
set (one). If the I-bit in SREG and the corresponding interrupt enable bit, INT3:0 in EIMSK, are
set (one), the MCU will jump to the interrupt vector. The flag is cleared when the interrupt routine
is executed. Alternatively, the flag can be cleared by writing a logical one to it. These flags are
always cleared when INT3:0 are configured as level interrupt.
Bit
76543210
----
INT3
INT2
INT1
IINT0
EIMSK
Read/Write
R/W
Initial Value
00000000
Bit
76543210
----
INTF3
INTF2
INTF1
IINTF0
EIFR
Read/Write
R/W
Initial Value
00000000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| R5F3650NNFB | MICROCONTROLLER, PQFP100 |
| R5F36B3ENNP | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQCC64 |
| R5F36CAKNFA | 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100 |
| R5F36CAKNFB | 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100 |
| R5F36CA6DFA | 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| R5F3650KNFB#U0 | 功能描述:MCU 4KB FLASH 384/16K 100-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:M16C™ M16C/60/65 標(biāo)準(zhǔn)包裝:96 系列:PIC® 16F 核心處理器:PIC 芯體尺寸:8-位 速度:20MHz 連通性:I²C，SPI 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，POR，PWM，WDT 輸入/輸出數(shù):11 程序存儲(chǔ)器容量:3.5KB（2K x 14） 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:128 x 8 電壓 - 電源 (Vcc/Vdd):2.3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 包裝:管件 |
| R5F3650MCDFA | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:televisions, household appliances, office equipment, communication devices |
| R5F3650MCDFB | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:televisions, household appliances, office equipment, communication devices |
| R5F3650MCNFA | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:televisions, household appliances, office equipment, communication devices |
| R5F3650MCNFB | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:televisions, household appliances, office equipment, communication devices |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。