參數(shù)資料
型號(hào): R5F363BENFE
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80
封裝: 12 X 12 MM, 0.50 MM PITCH, PLASTIC, LQFP-80
文件頁數(shù): 4/119頁
文件大?。?/td> 907K
代理商: R5F363BENFE
R01DS0033EJ0200 Rev.2.00
Page 101 of 115
Feb 07, 2011
M16C/63 Group
5. Electrical Characteristics
VCC1 = VCC2 = 3 V
Switching Characteristics
(VCC1 = VCC2 = 3 V, VSS = 0 V, at Topr = -20°C to 85°C/-40°C to 85°C unless otherwise specified)
5.3.4.4
In Wait State Setting 2
φ + 3φ, 2φ + 4φ, 3φ + 4φ, and 4φ + 5φ, and When
Accessing External Area
Notes:
1.
Calculated according to the BCLK frequency as follows:
2.
Calculated according to the BCLK frequency as follows:
3.
This standard value shows the timing when the output is
off, and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-
up (pull-down) resistance value.
Hold time of data bus is expressed in
t =
CR × ln(1 V
OL/VCC2)
by a circuit of the right figure.
For example, when VOL = 0.2VCC2, C = 30 pF, R = 1 kΩ,
hold time of output low level is
t =
30 pF × 1 kΩ × In(1 0.2V
CC2/VCC2)
= 6.7 ns.
Table 5.60
Memory Expansion and Microprocessor Modes (in Wait State Setting 2
φ + 3φ, 2φ + 4φ,
3
φ + 4φ, and 4φ + 5φ, and When Accessing External Area)
Symbol
Parameter
Measuring
Condition
Standard
Unit
Min.
Max.
td(BCLK-AD)
Address output delay time
See
30
ns
th(BCLK-AD)
Address output hold time (in relation to BCLK)
0ns
th(RD-AD)
Address output hold time (in relation to RD)
0ns
th(WR-AD)
Address output hold time (in relation to WR)
ns
td(BCLK-CS)
Chip select output delay time
30
ns
th(BCLK-CS)
Chip select output hold time (in relation to BCLK)
0ns
td(BCLK-ALE)
ALE signal output delay time
25
ns
th(BCLK-ALE)
ALE signal output hold time
-4
ns
td(BCLK-RD)
RD signal output delay time
30
ns
th(BCLK-RD)
RD signal output hold time
0ns
td(BCLK-WR)
WR signal output delay time
30
ns
th(BCLK-WR)
WR signal output hold time
0ns
td(BCLK-DB)
Data output delay time (in relation to BCLK)
40
ns
th(BCLK-DB)
Data output hold time (in relation to BCLK) (3)
0ns
td(DB-WR)
Data output delay time (in relation to WR)
(Note 1)
ns
th(WR-DB)
Data output hold time (in relation to WR) (3)
ns
n
0.5
() 10
9
×
f
BCLK
()
------------------------------------40 ns
[]
n is 3 for 2
φ + 3φ, 4 for 2φ + 4φ, 4 for 3φ + 4φ, and 5 for 4φ + 5φ.
0.5
10
9
×
f
BCLK
()
----------------------10 ns
[]
DBi
R
C
相關(guān)PDF資料
PDF描述
R5F363A6DFA 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
R5F363AKDFB 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
R5F363AKNFA 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
R5F363AKDFB 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
R5F363AMNLG 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PBGA100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
R5F363BENFE#U0 制造商:Renesas Electronics Corporation 功能描述:M16C63 256+24/20KB -20 85C 80LQFP - Trays
R5F36406CDFA 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:cameras, televisions, household appliances, office equipment
R5F36406CDFB 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:cameras, televisions, household appliances, office equipment
R5F36406CNFA 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:cameras, televisions, household appliances, office equipment
R5F36406CNFB 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:cameras, televisions, household appliances, office equipment