參數(shù)資料
型號(hào): R5F2L388CNFP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP80
封裝: 12 X 12 MM, 0.50 MM PITCH, PLASTIC, LQFP-80
文件頁(yè)數(shù): 58/74頁(yè)
文件大小: 959K
代理商: R5F2L388CNFP
62
2588F–AVR–06/2013
ATtiny261/461/861
Table 10-2 summarizes the function of the overriding signals. The pin and port indexes from Fig-
ure 10-5 are not shown in the succeeding tables. The overriding signals are generated internally
in the modules having the alternate function.
The following subsections shortly describe the alternate functions for each port, and relate the
overriding signals to the alternate function. Refer to the alternate function description for further
details.
Table 10-2.
Generic Description of Overriding Signals for Alternate Functions
Signal Name
Full Name
Description
PUOE
Pull-up Override
Enable
If this signal is set, the pull-up enable is controlled by the PUOV
signal. If this signal is cleared, the pull-up is enabled when
{DDxn, PORTxn, PUD} = 0b010.
PUOV
Pull-up Override
Value
If PUOE is set, the pull-up is enabled/disabled when PUOV is
set/cleared, regardless of the setting of the DDxn, PORTxn,
and PUD Register bits.
DDOE
Data Direction
Override Enable
If this signal is set, the Output Driver Enable is controlled by the
DDOV signal. If this signal is cleared, the Output driver is
enabled by the DDxn Register bit.
DDOV
Data Direction
Override Value
If DDOE is set, the Output Driver is enabled/disabled when
DDOV is set/cleared, regardless of the setting of the DDxn
Register bit.
PVOE
Port Value
Override Enable
If this signal is set and the Output Driver is enabled, the port
value is controlled by the PVOV signal. If PVOE is cleared, and
the Output Driver is enabled, the port Value is controlled by the
PORTxn Register bit.
PVOV
Port Value
Override Value
If PVOE is set, the port value is set to PVOV, regardless of the
setting of the PORTxn Register bit.
PTOE
Port Toggle
Override Enable
If PTOE is set, the PORTxn Register bit is inverted.
DIEOE
Digital Input
Enable Override
Enable
If this bit is set, the Digital Input Enable is controlled by the
DIEOV signal. If this signal is cleared, the Digital Input Enable
is determined by MCU state (Normal mode, sleep mode).
DIEOV
Digital Input
Enable Override
Value
If DIEOE is set, the Digital Input is enabled/disabled when
DIEOV is set/cleared, regardless of the MCU state (Normal
mode, sleep mode).
DI
Digital Input
This is the Digital Input to alternate functions. In the figure, the
signal is connected to the output of the schmitt-trigger but
before the synchronizer. Unless the Digital Input is used as a
clock source, the module with the alternate function will use its
own synchronizer.
AIO
Analog
Input/Output
This is the Analog Input/Output to/from alternate functions. The
signal is connected directly to the pad, and can be used bi-
directionally.
相關(guān)PDF資料
PDF描述
R5F2L3A8CNFA 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
R5F2L36CCNFP 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64
R5F2L367CDFA 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64
R5F2L358CNFP 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP52
R5F2L36ACDFP 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
R5F2L388MDFA#V0 制造商:Renesas Electronics Corporation 功能描述:R8C/L38M 64+4/8 80LQFP 14X14 - 制造商:Renesas Electronics Corporation 功能描述:R8C/L38M 64+4/8 80LQFP 14X14 -40 TO +85 - Trays 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT 64KB FLASH 80LQFP
R5F2L388MDFP#V0 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 64KB FLASH 80LQFP
R5F2L388MNFA#V0 制造商:Renesas Electronics Corporation 功能描述:R8C/L38M 64+4/8 80LQFP 14X14 -20 TO +85 - Trays 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 64KB FLASH 80LQFP
R5F2L388MNFP#V0 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 64KB FLASH 80LQFP
R5F2L38ACDFA#U1 制造商:Renesas Electronics Corporation 功能描述: