參數(shù)資料
型號(hào)： R5F211A2XXXDD
元件分類： 微控制器/微處理器
英文描述： 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP20
封裝： 6.30 X 19 MM, 1.78 MM PITCH, PLASTIC, SDIP-20
文件頁(yè)數(shù)： 10/51頁(yè)
文件大小： 438K
代理商： R5F211A2XXXDD
R8C/1A Group, R8C/1B Group
2. Central Processing Unit (CPU)
Rev.1.40
Dec 08, 2006
Page 16 of 45
REJ03B0144-0140
2.1
Data Registers (R0, R1, R2, and R3)
R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0
can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data
registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-
bit data register (R2R0). R3R1 is analogous to R2R0.
2.2
Address Registers (A0 and A1)
A0 is a 16-bit register for address register indirect addressing and address register relative addressing.
It is also used for transfer and arithmetic and logic operations. A1 is analogous to A0. A1 can be
combined with A0 and used as a 32-bit address register (A1A0).
2.3
Frame Base Register (FB)
FB is a 16-bit register for FB relative addressing.
2.4
Interrupt Table Register (INTB)
INTB is a 20-bit register that indicates the start address of an interrupt vector table.
2.5
Program Counter (PC)
PC is 20 bits wide indicates the address of the next instruction to be executed.
2.6
User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)
The stack pointer (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch
between USP and ISP.
2.7
Static Base Register (SB)
SB is a 16-bit register for SB relative addressing.
2.8
Flag Register (FLG)
FLG is an 11-bit register indicating the CPU state.
2.8.1
Carry Flag (C)
The C flag retains a carry, borrow, or shift-out bits that have been generated by the arithmetic and
logic unit.
2.8.2
Debug Flag (D)
The D flag is for debugging only. Set it to 0.
2.8.3
Zero Flag (Z)
The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.
2.8.4
Sign Flag (S)
The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.
2.8.5
Register Bank Select Flag (B)
Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.
2.8.6
Overflow Flag (O)
The O flag is set to 1 when the operation results in an overflow; otherwise to 0.
相關(guān)PDF資料
PDF描述
R5F211B3NP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQCC28
R5F211A4XXXNP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQCC28
R5F211B4DD 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP20
R5F211B3XXXNP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQCC28
R5F211B4XXXNP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
R5F211A2XXXNP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER R8C FAMILY / R8C/1x SERIES
R5F211A2XXXSP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER R8C FAMILY / R8C/1x SERIES
R5F211A3DD 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER R8C FAMILY / R8C/1x SERIES
R5F211A3DD#U0 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 12KB FLASH 3.3V/5V 20PIN SDIP - Rail/Tube
R5F211A3DD#V0 功能描述:IC R8C MCU FLASH 12K 20SDIP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:R8C/1x/1A 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI，I²C，UART/USART 外圍設(shè)備:POR，PWM，WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC（J 形引線） 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*