參數(shù)資料
型號(hào): R5F21144SP
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO20
封裝: 4.40 X 6.50 MM, 0.65 MM PITCH, PLASTIC, LSSOP-20
文件頁數(shù): 5/42頁
文件大?。?/td> 664K
代理商: R5F21144SP
Rev.2.00
Jan 30, 2006
Page 11 of 37
REJ03B0102-0200
R8C/14 Group, R8C/15 Group
2. Central Processing Unit (CPU)
2.1
Data Registers (R0, R1, R2 and R3)
R0 is a 16-bit register for transfer, arithmetic and logic operations. The same applies to R1 to R3. The
R0 can be split into high-order bit (R0H) and low-order bit (R0L) to be used separately as 8-bit data
registers. The same applies to R1H and R1L as R0H and R0L. R2 can be combined with R0 to be used
as a 32-bit data register (R2R0). The same applies to R3R1 as R2R0.
2.2
Address Registers (A0 and A1)
A0 is a 16-bit register for address register indirect addressing and address register relative addressing.
They also are used for transfer, arithmetic and logic operations. The same applies to A1 as A0. A0 can
be combined with A0 to be used as a 32-bit address register (A1A0).
2.3
Frame Base Register (FB)
FB is a 16-bit register for FB relative addressing.
2.4
Interrupt Table Register (INTB)
INTB is a 20-bit register indicates the start address of an interrupt vector table.
2.5
Program Counter (PC)
PC, 20 bits wide, indicates the address of an instruction to be executed.
2.6
User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)
The stack pointer (SP), USP and ISP, are 16 bits wide each. The U flag of FLG is used to switch
between USP and ISP.
2.7
Static Base Register (SB)
SB is a 16-bit register for SB relative addressing.
2.8
Flag Register (FLG)
FLG is a 11-bit register indicating the CPU state.
2.8.1
Carry Flag (C)
The C flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic logic unit.
2.8.2
Debug Flag (D)
The D flag is for debug only. Set to “0”.
2.8.3
Zero Flag (Z)
The Z flag is set to “1” when an arithmetic operation resulted in 0; otherwise, “0”.
2.8.4
Sign Flag (S)
The S flag is set to “1” when an arithmetic operation resulted in a negative value; otherwise, “0”.
2.8.5
Register Bank Select Flag (B)
The register bank 0 is selected when the B flag is “0”. The register bank 1 is selected when this flag is set
to “1”.
2.8.6
Overflow Flag (O)
The O flag is set to “1” when the operation resulted in an overflow; otherwise, “0”.
相關(guān)PDF資料
PDF描述
R5F21152SP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO20
R5F21154DDD 16-BIT, FLASH, MICROCONTROLLER, PDIP20
R5F21142DDD 16-BIT, FLASH, MICROCONTROLLER, PDIP20
R5F21144DDD 16-BIT, FLASH, MICROCONTROLLER, PDIP20
R5F21144DD 16-BIT, FLASH, MICROCONTROLLER, PDIP20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
R5F21144SP#U0 制造商:Renesas Electronics Corporation 功能描述:MCU 16-Bit R8C CISC 16KB Flash 3.3V/5V 20-Pin LSSOP 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 16KB FLASH 3.3V/5V 20PIN LSSOP - Rail/Tube
R5F21144SP#V0 功能描述:IC R8C MCU FLASH 16K 20SSOP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:R8C/1x/14 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI,I²C,UART/USART 外圍設(shè)備:POR,PWM,WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC(J 形引線) 包裝:帶卷 (TR)
R5F21152DSP#U0 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 8KB FLASH 3.3V/5V 20PIN LSSOP - Rail/Tube 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 8KB FLASH 20SSOP
R5F21152DSP#V0 功能描述:IC R8C MCU FLASH 8K 20SSOP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:R8C/1x/15 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI,I²C,UART/USART 外圍設(shè)備:POR,PWM,WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC(J 形引線) 包裝:帶卷 (TR)
R5F21152SP 制造商:Renesas Electronics Corporation 功能描述: