參數(shù)資料
型號(hào): R5F21123DFP
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP32
封裝: 7 X 7 MM, 0.80 MM PITCH, PLASTIC, LQFP-32
文件頁(yè)數(shù): 62/198頁(yè)
文件大?。?/td> 1809K
代理商: R5F21123DFP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)當(dāng)前第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)
R8C/12 Group
Rev.1.20
Jan 27, 2006
page 144 of 181
REJ09B0110-0120
17.4 CPU Rewrite Mode
In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the
CPU. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted on-
board without having to use a ROM programmer, etc. Make sure the Program and the Block Erase
commands are executed only on each block in the user ROM area.
For interrupts requested during an erase operation in CPU rewrite mode, the R8C/10 flash module offers
an `erase-suspend` feature which allow the erase operation to be suspended, and access made avail-
able to the flash.
During CPU rewrite mode, the user ROM area be operated on in either Erase Write 0 (EW0) mode or
Erase Write 1 (EW1) mode. Table 17.3 lists the differences between Erase Write 0 (EW0) and Erase
Write 1 (EW1) modes.
Table 17.3 EW0 Mode and EW1 Mode
Item
EW0 mode
EW1 mode
Operation mode
Single chip mode
Areas in which a
User ROM area
rewrite control
program can be located
Areas in which a
Must be transferred to any area other Can be executed directly in the user
rewrite control
than the flash memory (e.g., RAM)
ROM area
program can be executed before being executed
Areas which can be
User ROM area
rewritten
However, this does not include the
block in which a rewrite control program
exists(1)
Software command
None
Program, Block Erase command
limitations
Cannot be executed on any block in
which a rewrite control program exists
Read Status Register command
Cannot be executed
Modes after Program or
Read Status Register mode
Read Array mode
Erase
CPU status during Auto
Operating
Hold state (I/O ports retain the state in
Write and Auto Erase
which they were before the command
was executed)
Flash memory status
Read the FMR0 register FMR00,
Read the FMR0 register FMR00,
detection
FMR06, and FMR07 bits in a
FMR06, and FMR07 bits in a program
program
Execute the Read Status Register
command to read the status
register SR7, SR5, and SR4.
Conditions for
Set the FMR40 and FMR41 bits in
When an interrupt which is set for
transferring to
the FMR4 register to “1” by program. enabled occurs while the FMR40 bit in
erase-suspend
the FMR4 register is set to “1”.
CPU Clock
5MHz or below
No restriction to the following
(clock frequency to be used)
NOTES:
1. Block 1 and Block 0 are enabled for rewrite by setting the FMR02 bit in the FMR0 register to “1” (rewrite
enabled).
17.4 CPU Rewrite Mode
相關(guān)PDF資料
PDF描述
R5F21123FP 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP32
R5F21152SP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO20
R5F21152DSP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO20
R5F21143DSP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO20
R5F21142DSP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
R5F21123DFP#U0 制造商:Renesas Electronics Corporation 功能描述:MCU 16-Bit R8C CISC 12KB Flash 3.3V/5V 32-Pin LQFP Tray 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 12KB FLASH 3.3V/5V 32LQFP - Trays
R5F21123DFP#V0 功能描述:IC R8C MCU FLASH 32LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:R8C/1x/12 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI,I²C,UART/USART 外圍設(shè)備:POR,PWM,WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC(J 形引線) 包裝:帶卷 (TR)
R5F21123FP 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 12KB FLASH 3.3V/5V 32LQFP - Trays 制造商:Renesas Electronics Corporation 功能描述:16BIT MCU FLASH SMD 21123 LQFP32
R5F21123FP#U0 制造商:Renesas Electronics Corporation 功能描述:MCU 16-Bit R8C CISC 12KB Flash 3.3V/5V 32-Pin LQFP Tray 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 12KB FLASH 3.3V/5V 32LQFP - Trays
R5F21123FP#V0 功能描述:IC R8C MCU FLASH 12K 32LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:R8C/1x/12 標(biāo)準(zhǔn)包裝:250 系列:80C 核心處理器:8051 芯體尺寸:8-位 速度:16MHz 連通性:EBI/EMI,I²C,UART/USART 外圍設(shè)備:POR,PWM,WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-LCC(J 形引線) 包裝:帶卷 (TR)