
2 - CIRCUIT
SPECIFICS
A basic QT60320D circuit is
shown in Figure 2-1.
2.1 SIGNAL PATH
The QT60320D requires an
external sampling capacitor,
two Cz capacitors, an amplifier,
some analog switches, and an
R2R ladder DAC to operate.
The Cs capacitor performs the
charge integration function by
collecting charge coupled
though a selected key during
the dV/dt of the rising edge of
an 'X' scan line. The charge is
sampled 'n' times during the
course of a burst of switching
cycles of length 'n'. As the
burst progresses the charge on
Cs increases in a staircase
fashion (Figure 1-4).
At the burst's end the voltage
on Cs, which is on the order of
a few tenths of a volt, is
amplified by a gain circuit which includes an offset current
from the R2R ladder DAC driven by the X drive lines. The
offset current from the R2R ladder repositions the output of
the amplifier chain to coincide as closely as possible with the
center span of the 60320's ADC, which can convert voltages
between 0 and 5 volts. Between bursts the Cs reset mosfet is
activated to reset the Cs capacitor to ground.
Gain is directly controlled by burst length 'n', amplifier gain
Av, and the values of Cs, Cz1 and Cz2. Only 'n' can be
adjusted on a key by key basis whereas Av and the
capacitances can only be adjusted
for all keys. The amplifier should
typically have a total positive gain
of 100 +/- 20%..
If there is a large amount of
coupling between X and Y lines,
and where burst length 'n' is set to
a
high
number,
accumulation on Cs may reach a
point where the ladder DAC can no
longer offset the signal back into
the ADC's usable range. In this
case the circuit will employ one or
two of the Cz capacitors to 'knock
back'
or
cancel
accumulated on Cs; each Cz will
cancel charge in a discrete step as
required.
charge
the
charge
L
Q
5
QT60320D R1.11/12.07.03
Figure 2-1 Basic QT60320D Circuit
X1
X2
X3
X4
X5
X6
X7
X8
YS1
YS2
YS3
YS4
CC1
CC2
CS
AIN
G
G
G
G
V
V
V
Vcc
V
Rst
Rx
Tx
I1
I2
I3
I4
O1
O2
O3
O4
O5
O6
O7
O8
XT1
XT2
L1
L2
4
9
10
33
34
35
36
11
12
13
14
23
24
25
26
8
7
15
16
6
18
39
V
5 17 27
38
40
41
42
43
44
1
2
3
19
20
21
22
32
31
30
37
28
29
DS1811
8MHz
CAL LED
STAT LED
C6 (Cz1) 820pF
C7 (Cz2) 820pF
BSN20
R2R dac 100K
+
_
+
_
R3 68K
R5 10K
R4 100K
R6 10K
C5 (Cs)
15nF
Vcc
1
H
1
H
1
H
1
H
TLC2272
Q
U
UART IN
UART OUT
V
Keymatrix
Y3
Y2
Y4
Y1
1
H
1
H
1
H
1
H
74AC04
Figure 2-2 Improved Circuit to Suppress Water Films
X2
X3
X4
X5
X6
X7
X8
YS1
YS2
YS3
YS4
CC1
CC2
CS
AIN
G
G
G
G
V
V
V
Vcc
V
Rst
Rx
Tx
I1
I2
I3
I4
O1
O2
O3
O4
O5
O6
O7
O8
XT1
XT2
L1
L2
4
9
10
33
34
35
36
11
12
13
14
23
24
25
26
8
7
15
16
6
18
39
V
5
17 27
38
40
41
42
43
44
1
2
3
19
20
21
22
32
31
30
37
28
29
DS1811
8MHz
CAL LED
STAT LED
C6 (Cz1) 820pF
C7 (Cz2) 820pF
BSN20
R2R dac 100K
R3 68K
R5 10K
R4 100K
R6 10K
C5 (Cs)
15nF
Vcc
TLC2272
Q
U
UART IN
UART OUT
V
Keymatrix
Y3
Y2
Y4
Y1
QS3125
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
E
E
E
E
22V10
Rt
Ct
+
_
+
_