FN6981.1 November 19, 2009 Programming Multiple QLx4600-SL30 Devices The serial bus interface provides a simple means of setting the equalizer " />
參數(shù)資料
型號: QLX4600LIQT7
廠商: Intersil
文件頁數(shù): 9/23頁
文件大?。?/td> 0K
描述: IC EQUALIZER REC 6.25GBPS 46QFN
標(biāo)準(zhǔn)包裝: 1
系列: QLx™
應(yīng)用: 銅電纜模塊
電源電壓: 1.1 V ~ 1.3 V
封裝/外殼: 46-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 46-TQFN
包裝: 標(biāo)準(zhǔn)包裝
安裝類型: 表面貼裝
其它名稱: QLX4600LIQT7-DKR
QLX4600LIQT7-DKR-ND
QLX4600LIQT7DKR
17
FN6981.1
November 19, 2009
Programming Multiple QLx4600-SL30
Devices
The serial bus interface provides a simple means of
setting the equalizer boost levels with a minimal amount
of board circuitry. Many of the serial interface signals can
be shared among the QLx4600-SL30 devices on a board
and two options are presented in this section. The first
uses common clock and serial data signals along with
separate ENB signals to select which QLx4600-SL30
accepts the programmed changes. The second method
uses a common ENB signal as the serial data is
carried-over from one QLx4600-SL30 to the next.
Separate ENB Signals
Multiple QLx4600-SL30 devices can be programmed
from a common serial data stream as shown in
Figure 28. Here, each QLx4600-SL30 is provided its own
ENB signal, and only one of these ENB signals is pulled
‘LOW’, and hence accepting the register data, at a time.
In this situation, the programming of each equalizer
follows the steps outlined in Figure 29.
DI/DO Carryover
The DO pin (pin 17) can be used to daisy-chain the serial
bus among multiple QLx4600-SL30 chips. The DO pin
outputs the overflow data from the DI pin. Specifically, as
data is pipelined into a QLx4600-SL30, it proceeds
according to the following flow. First, a bit goes into
shadow register 1. Then, with each clock cycle, it shifts
over into subsequent higher numbered registers. After
shifting into register 21, it is output on the DO pin on the
same clock cycle. Thus, the DO signal is equal to the DI
signal, but delayed by 20 clock cycles. The timing
diagram for the DO pin is shown in Figure 27 where the
first 20 bits output from the DO are indefinite and
subsequent bits are the data fed into the DI pin. The
delay between the rising clock edge and the data
transition is tCQ.
A diagram for programming multiple QLx4600-SL30s is
shown in Figure 30. It is noted that the board layout
should ensure that the additional clock delay experienced
between subsequent QLx4600-SL30s should be no more
than the minimum value of tCQ, i.e. 12ns.
FIGURE 27. TIMING DIAGRAM FOR PROGRAMMING THE INTERNAL REGISTERS OF THE QLx4600-SL30
R21
R20
R19
R1
tSDI tHDI
tSCK
tHEN
DI
CLK
ENB
FIGURE 28. SERIAL BUS PROGRAMMING MULTIPLE QLx4600-SL30 DEVICES USING SEPARATE ENB SIGNALS
QLx4600-SL30
(A)
ENB
CLK
DI
DO
QLx4600-SL30
(B)
ENB
CLK
DI
DO
QLx4600-SL30
(C)
ENB
CLK
DI
DO
QLx4600-SL30
(D)
ENB
CLK
DI
DO
ENB (A)
ENB (B)
ENB (C)
ENB (D)
Clock
Serial
Register
Data
QLx4600-SL30
相關(guān)PDF資料
PDF描述
QLX4600SIQT7 IC EQUALIZER REC 6.25GBPS 46QFN
DS80C310-QCG+ IC MCU HI SPEED 25MHZ 44-PLCC
QLX4300SIQT7 IC EQUALIZER REC 3.125GBPS 46QFN
AT32UC3A3128-ALUR IC MCU 128KB FLASH 144LQFP
AT32UC3C2256C-A2UR IC MCU AVR32 256K FLASH 64TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QLX4600MIBQ15 制造商:Intersil Corporation 功能描述:IC LINEAR
QLX4600-S30 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Lane Extender
QLX4600SIQSR 功能描述:接口 - 專用 6 GBS QD CH LANE EXTENDER RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
QLX4600SIQT7 功能描述:接口 - 專用 6 GBS QD CH LANE EXTENDER RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
QLX4600-SL30 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Lane Extender