參數(shù)資料
型號(hào)： QL8150-7PUN196M
廠商： QUICKLOGIC CORP
元件分類： FPGA
英文描述： FPGA, 640 CLBS, 188946 GATES, PBGA196
封裝： 8 X 8 MM, 0.50 MM PITCH, LEAD FREE, TFBGA-196
文件頁(yè)數(shù)： 43/96頁(yè)
文件大?。?/td> 1607K
代理商： QL8150-7PUN196M
2007 QuickLogic Corporation
Eclipse II Family Data Sheet Rev. Q
48
Recommended Unused Pin Terminations for Eclipse II Devices
All unused, general purpose I/O pins can be tied to VCC, GND, or HIZ (high impedance) internally using the
Configuration Editor. This option is given in the bottom-right corner of the placement window. To use the
Placement Editor, choose Constraint
> Fix Placement in the Option pull-down menu of SpDE.
The rest of the pins should be terminated at the board level in the manner presented in Table 33.
Table 33: Recommended Unused Pin Terminations
Signal Name
Recommended Termination
PLLOUT<x>a
a. x represents a number.
In earlier versions, the recommendation for unused PLLOUT pins was that they be connected to
VCC or GND. This was acceptable for Rev. D (and earlier) silicon, including all 0.25 m devices.
For Rev. G (and later) silicon this is not correct. Unused PLLOUT pins should be left unconnected.
Used PLLOUT pins will normally be connected to inputs, but can also be left unconnected. For the
truth table of PLLOUT connections, refer to
IOCTRL<y>b
b. y represents an alphabetical character.
There is an internal pulldown resistor to GND on this pin. This pin should be tied to GND if it is not
used. For backwards compatibility with Eclipse, it can be tied to VDED or GND. If tied to VDED, it
will draw no more than 20 A per IOCTRL pin due to current through the pulldown resistor.
CLK/PLLIN<x>
Any unused clock pins should be connected to VDED or GND.
PLLRST<x>
If a PLL module is not used, then the associated PLLRST<x> must be connected to VDED or GND.
If VCCPLL is grounded, then PLLRST must be grounded also. If VCCPLL is driven by 2.5 V or
3.3 V, PLLRST must be driven by the same voltage.
INREF<y>
If an I/O bank does not require the use of the INREF signal the pin should be connected to GND.
Table 34: Recommended PLLOUT Terminations Truth Table
PLL_RESET
Recommended PLLOUT Termination
0
Must be left unconnected.
1
May be left unconnected, or connected to GND. Must not be connected to VCC.
相關(guān)PDF資料
PDF描述
QL8150-8PT280C FPGA, 640 CLBS, 188946 GATES, PBGA280
QL8150-8PT280I FPGA, 640 CLBS, 188946 GATES, PBGA280
QL8150-8PT280M FPGA, 640 CLBS, 188946 GATES, PBGA280
QL8150-8PTN280C FPGA, 640 CLBS, 188946 GATES, PBGA280
QL8150-8PTN280I FPGA, 640 CLBS, 188946 GATES, PBGA280
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL8250 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL8250-6PQN208C-5690 制造商:QuickLogic Corporation 功能描述:
QL8250-6PQN208C-5691 制造商:QuickLogic Corporation 功能描述:
QL82SD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD-PB516 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*