- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361292 > QL6500PT280 ASIC PDF資料下載
參數(shù)資料
| 型號(hào)： | QL6500PT280 |
| 英文描述： | ASIC |
| 中文描述： | 專用集成電路 |
| 文件頁(yè)數(shù)： | 1/13頁(yè) |
| 文件大?。?/td> | 165K |
| 代理商： | QL6500PT280 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
Eclipse
TM
Family Data Sheet
1
Eclipse Family Data Sheet
Combining Performance, Density and Embedded RAM
1.0 Device Highlights
Flexible Programmable Logic
.25u, 5 layer metal CMOS process
2.5 V Vcc, 2.5/3.3 V drive capable I/O
Up to 4032 SuperCells
Up to 583,000 Max System Gates
Up to 512 I/O
Embedded Dual Port SRAM
Up to 36-2,304 bit Dual Port High
performance SRAM Blocks
Up to 82,900 RAM bits
RAM/ROM/FIFO Wizard for automatic
configuration
Configurable and Cascadable
Applications
Signal processing operators
Signal processing functions
Networking / communications for VoIP
Speech / voice processing
Channel coding
Programmable I/O
High performance Enhanced I/O (EIO):
Less than 3 ns Tco
Programmable Slew Rate Control
Programmable I/O Standards
LVTTL, LVCMOS, PCI, GTL+, SSTL2,
and SSTL3
8 Independent I/O Banks
3 Register Configuration: Input, Output, OE
Advanced Clock Network
9 Global Clock Networks
1 dedicated
8 programmable
16 I/O (high drive) Networks:
2 I/O’s per bank
20 Quad-Net Networks: 5 per quadrant
Figure 1: Embedded Eclipse Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL6600PB516 | ASIC |
| QL6600PS484 | ASIC |
| QL6600PS672 | ASIC |
| QL6600PT280 | ASIC |
| QL6250 | Eclipse Family Combining Performance, Density, and Embedded RAM(Eclipse 系列性能、密度和嵌入式相結(jié)合的RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL65D5SA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:InGaAlP Laser Diode |
| QL65D6SA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:InGaAlP Laser Diode |
| QL65D7SA-L | 制造商: 功能描述: |
| QL65E7S-A | 制造商:ROITHNER 制造商全稱:ROITHNER 功能描述:OVERVIEW |
| QL65E7S-B | 制造商:ROITHNER 制造商全稱:ROITHNER 功能描述:OVERVIEW |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。