- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296939 > QL4016-3PF100C (QUICKLOGIC CORP) FPGA, 320 CLBS, 61280 GATES, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | QL4016-3PF100C |
| 廠商： | QUICKLOGIC CORP |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 320 CLBS, 61280 GATES, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, MO-136, TQFP-100 |
| 文件頁數(shù)： | 40/45頁 |
| 文件大?。?/td> | 1332K |
| 代理商： | QL4016-3PF100C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁
2007 QuickLogic Corporation
QuickRAM Family Data Sheet Rev. M
45
Contact Information
Phone:
(408) 990-4000 (US)
(905) 940-4149 (Canada)
+(44) 1932 57 9011 (Europe)
+(86) 21 6867 0273 (Asia – except Japan)
+(81) 45 470 5525 (Japan)
E-mail:
Sales:
Support: www.quicklogic.com/support
Internet: www.quicklogic.com
Revision History
Copyright and Trademark Information
Copyright 2007 QuickLogic Corporation. All Rights Reserved.
The information contained in this document is protected by copyright. All rights are reserved by QuickLogic Corporation. QuickLogic
Corporation reserves the right to modify this document without any obligation to notify any person or entity of such revision. Copying,
duplicating, selling, or otherwise distributing any part of this product without the prior written consent of an authorized representative of
QuickLogic is prohibited.
QuickLogic and the QuickLogic logo, ViaLink, QuickRAM, and QuickWorks are registered trademarks of QuickLogic Corporation;
QuickTools and SpDE are trademarks of QuickLogic Corporation.
Verilog is a registered trademark of Cadence Design Systems, Inc.
Revision
Date
Originator and Comments
A through G
Not available
H
March 2002
Brian Faith and Andreea Rotaru
I
March 2005
Mehul Kochar and Kathleen Murchek
J
September 2005
Mehul Kochar and Kathleen Murchek
Added lead free packaging information to Ordering
Information section.
K
April 2006
Mehul Kochar and Kathleen Murchek
Updated Max Gates row in
Table 1: QuickRAM Product Family Members
L
May 2006
Kathleen Murchek
Replaced pages 1 and 2 of 144-pin package drawing.
M
July 2007
Jason Lew and Kathleen Murchek
Replaced 208-pin PQFP package drawing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL4016-3PF100I | FPGA, 320 CLBS, 61280 GATES, PQFP100 |
| QL4016-3PF144C | FPGA, 320 CLBS, 61280 GATES, PQFP144 |
| QL4016-3PF144I | FPGA, 320 CLBS, 61280 GATES, PQFP144 |
| QL4016-4CF100C | FPGA, 320 CLBS, 61280 GATES, CQFP100 |
| QL4016-4CF100I | FPGA, 320 CLBS, 61280 GATES, CQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL4016-3PF100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4016-3PF100M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4016-3PF144C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4016-3PF144I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4016-3PF144M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。