- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296939 > QL4016-0PF100C (QUICKLOGIC CORP) FPGA, 320 CLBS, 61280 GATES, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | QL4016-0PF100C |
| 廠商： | QUICKLOGIC CORP |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 320 CLBS, 61280 GATES, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, MO-136, TQFP-100 |
| 文件頁數(shù)： | 42/45頁 |
| 文件大?。?/td> | 1332K |
| 代理商： | QL4016-0PF100C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁第43頁第44頁第45頁
2007 QuickLogic Corporation
QuickRAM Family Data Sheet Rev. M
6
Table 5: RAM Cell Synchronous Read Timing
Symbol
Parameter
Propagation Delays (ns) Fanout
1
2
3
4
5
t
SRA
RA Setup Time to RCLK
1.0
t
HRA
RA Hold Time to RCLK
0.0
t
SRE
RE Setup Time to RCLK
1.0
t
HRE
RE Hold Time to RCLK
0.0
t
RCRD
RCLK to RDa
a. Stated timing for worst case Propagation Delay over process variation at V
CC = 3.3 V and TA = 25°C. Multiply by the appropriate
Delay Factor, K, for speed grade, voltage and temperature settings as specified in the Operating Range.
4.04.3
4.64.9
6.1
Table 6: RAM Cell Asynchronous Read Timing
Symbol
Parameter
Propagation Delays (ns) Fanout
1
2
3
4
5
RPDRD
RA to RDa
a. Stated timing for worst case Propagation Delay over process variation at V
CC = 3.3 V and TA = 25°C. Multiply by the appropriate
Delay Factor, K, for speed grade, voltage and temperature settings as specified in the Operating Range.
3.0
3.3
3.6
3.9
5.1
Table 7: Input-Only/Clock Cells
Symbol
Parameter
Propagation Delays (ns) Fanouta
a. Stated timing for worst case Propagation Delay over process variation at V
CC = 3.3 V and TA = 25°C. Multiply by the appropriate
Delay Factor, K, for speed grade, voltage and temperature settings as specified in
1
2
3
4
8
12
24
t
IN
High Drive Input Delay
1.5
1.6
1.8
1.9
2.4
2.9
4.4
t
INI
High Drive Input, Inverting Delay
1.6
1.7
1.9
2.0
2.5
3.0
4.5
t
ISU
Input Register Set-Up Time
3.1
t
IH
Input Register Hold Time
0.0
t
ICLK
Input Register Clock To Q
0.7
0.8
1.01.1
1.62.1
3.6
t
IRST
Input Register Reset Delay
0.6
0.7
0.9
1.0
1.5
2.0
3.5
t
IESU
Input Register Clock Enable Setup Time
2.3
t
IEH
Input Register Clock Enable Hold Time
0.0
相關PDF資料 |
PDF描述 |
|---|---|
| QL4016-0PF100I | FPGA, 320 CLBS, 61280 GATES, PQFP100 |
| QL4016-0PF144C | FPGA, 320 CLBS, 61280 GATES, PQFP144 |
| QL4016-0PF144I | FPGA, 320 CLBS, 61280 GATES, PQFP144 |
| QL4016-1CF100C | FPGA, 320 CLBS, 61280 GATES, CQFP100 |
| QL4016-1CF100I | FPGA, 320 CLBS, 61280 GATES, CQFP100 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| QL4016-0PF100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4016-0PF100M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4016-0PF144C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4016-0PF144I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4016-0PF144M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。