參數(shù)資料
型號(hào)： QL3006-3PFN100C
廠商： QUICKLOGIC CORP
元件分類： FPGA
英文描述： FPGA, 160 CLBS, 6000 GATES, PQFP100
封裝： 14 X 14 MM, 1.40 MM HEIGHT, LEAD FREE, MO-136, TQFP-100
文件頁(yè)數(shù)： 34/49頁(yè)
文件大?。?/td> 885K
代理商： QL3006-3PFN100C
www.quicklogic.com
2005 QuickLogic Corporation
pASIC 3 FPGA Family Data Sheet Rev. D
4
Electrical Specifications
AC Characteristics at V
CC = 3.3 V, TA = 25°C (K = 1.00)
To calculate delays, multiply the appropriate K factor from Table 9 by the numbers provided in Table 3
through Table 7.
Table 3: Logic Cells
Symbol
Parameter
Propagation Delays (ns) Fanouta
a. Stated timing for worst case Propagation Delay over process variation at V
CC = 3.3 V and TA = 25°C. Multiply by the appropriate
Delay Factor, K, for speed grade, voltage, and temperature settings as specified in
1
2
3
4
8
tPD
Combinatorial Delay b
b. These limits are derived from a representative selection of the slowest paths through the pASIC 3 logic cell including typical net
delays. Worst case delay values for specific paths should be determined from timing analysis of your particular design.
1.41.7
1.92.2
3.2
tSU
Setup Time b
1.7
tH
Hold Time
0.0
tCLK
Clock to Q Delay
0.7
1.0
1.2
1.5
2.5
tCWHI
Clock High Time
1.2
tCWLO
Clock Low Time
1.2
tSET
Set Delay
1.0
1.3
1.5
1.8
2.8
tRESET
Reset Delay
0.8
1.1
1.3
1.6
2.6
tSW
Set Width
1.9
tRW
Reset Width
1.8
Table 4: Input-Only/Clock Cells
Symbol
Parameter
Propagation Delays (ns) Fanout a
a. Stated timing for worst case Propagation Delay over process variation at V
CC = 3.3 V and TA = 25°C. Multiply by the appropriate
Delay Factor, K, for speed grade, voltage, and temperature settings as specified in
1
2
3
4
8
12
24
tIN
High Drive Input Delay
1.5
1.6
1.8
1.9
2.4
2.9
4.4
tINI
High Drive Input, Inverting Delay
1.6
1.7
1.9
2.0
2.5
3.0
4.5
tISU
Input Register Set-Up Time
3.1
tIH
Input Register Hold Time
0.0
tlCLK
Input Register Clock To Q
0.7
0.8
1.0
1.1
1.6
2.1
3.6
tlRST
Input Register Reset Delay
0.6
0.7
0.9
1.0
1.5
2.0
3.5
tlESU
Input Register clock Enable Set-Up Time
2.3
tlEH
Input Register Clock Enable Hold Time
0.0
相關(guān)PDF資料
PDF描述
QL3006-3PFN100I FPGA, 160 CLBS, 6000 GATES, PQFP100
QL3006-4PFN100C FPGA, 160 CLBS, 6000 GATES, PQFP100
QL3006-4PFN100I FPGA, 160 CLBS, 6000 GATES, PQFP100
QL3040-1PQ208M 40000 usable PLD gate pASIC 3 FPGA combining High performance and high density
QL3040-1PQ208C 40000 usable PLD gate pASIC 3 FPGA combining High performance and high density
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL3012 制造商:未知廠家 制造商全稱:未知廠家 功能描述:60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density
QL3012-0PF100C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
QL3012-0PF100C-5224 制造商:QuickLogic Corporation 功能描述:QLGQL3012-0PF100C-5224 QL3012-0PF100C-52
QL3012-0PF100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
QL3012-0PF100I-5762 制造商:QuickLogic Corporation 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*