- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361286 > QL2009-1PB256I (Electronic Theatre Controls, Inc.) Circular Connector; Body Material:Aluminum Alloy; Series:MS3111; No. of Contacts:19; Connector Shell Size:14; Connecting Termination:Solder; Circular Shell Style:Cable Receptacle; Circular Contact Gender:Pin RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號(hào)： | QL2009-1PB256I |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | 圓形連接器 |
| 英文描述： | Circular Connector; Body Material:Aluminum Alloy; Series:MS3111; No. of Contacts:19; Connector Shell Size:14; Connecting Termination:Solder; Circular Shell Style:Cable Receptacle; Circular Contact Gender:Pin RoHS Compliant: No |
| 中文描述： | 3.3V和5.0V帕希奇？ 2 FPGA的結(jié)合速度，密度，低成本和靈活性 |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 272K |
| 代理商： | QL2009-1PB256I |
QL2009
3-41
PIN DESCRIPTIONS
Pin
TDI
Function
Test Data In for JTAG
Description
Hold HIGH during normal operation. Connect to
VCC if not used for JTAG.
Hold LOW during normal operation. Connect to
ground if not used for JTAG.
Hold HIGH during normal operation. Connect to
VCC if not used for JTAG.
Hold HIGH or LOW during normal operation.
Connect to VCC or ground if not used for JTAG.
Output that must be left unconnected if not used for JTAG.
Must be grounded during normal operation.
Can be configured as either or both.
TRSTB
Active low Reset for JTAG
TMS
Test Mode Select for JTAG
TCK
Test Clock for JTAG
TDO
STM
I/ACLK
Test data out for JTAG
Special Test Mode
High-drive input and/or array
network driver
High-drive input and/or global
network driver
High-drive input
Input/Output pin
Power supply pin
Ground pin
I/GCLK
Can be configured as either or both.
I
I/O
VCC
GND
Use for input signals with high fanout.
Can be configured as an input and/or output.
Connect to 3.3V supply.
Connect to ground.
p
3
ORDERING
INFORMATION
QL 2009 - 1 PQ208 C
QuickLogic
pASIC device
pASIC 2 device
part number
Speed Grade
X = quick
0 = fast
1 = faster
2 = fastest
Operating Range
C = Commercial
I = Industrial
Package Code
PF144 = 144-pin TQFP
PQ208 = 208-pin PQFP
PB256 = 256-pin PBGA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL2009-1PF144C | 3.3V and 5.0V pASIC? 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2009-XPB256C | 3.3V and 5.0V pASIC? 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2009-XPB256I | 3.3V and 5.0V pASIC? 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2009 | 3.3V and 5.0V pASIC? 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2009-1PQ208C | 3.3V and 5.0V pASIC? 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL2009-1PF144C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.3V and 5.0V pASIC? 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2009-1PF144I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.3V and 5.0V pASIC? 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2009-1PQ208C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.3V and 5.0V pASIC? 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2009-1PQ208I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.3V and 5.0V pASIC? 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2009-2PB256C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.3V and 5.0V pASIC? 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。