參數(shù)資料
型號(hào): QL1P100-8PUN86I
廠商: QUICKLOGIC CORP
元件分類(lèi): FPGA
英文描述: FPGA, 640 CLBS, 100000 GATES, PBGA86
封裝: 6 X 6 MM, 1.20 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, TFBGA-86
文件頁(yè)數(shù): 20/44頁(yè)
文件大?。?/td> 1101K
代理商: QL1P100-8PUN86I
2010 QuickLogic Corporation
QuickLogic PolarPro Device Data Sheet — 86-Pin TFBGA QL1P100 Rev. G
27
Figure 22: RAM Cell Write Timing
Table 28: RAM Cell Synchronous Read Timing
Symbol
Parameter
Commercial
Industrial
Min.
Max.
Min.
Max.
t
SRA
RA setup time to RCLK: time the READ ADDRESS must
be stable before the active edge of the READ CLOCK
0.29 ns
1.10 ns
0.31 ns
1.28 ns
t
HRA
RA hold time to RCLK: time the READ ADDRESS must
be stable after the active edge of the READ CLOCK
0 ns
0.21 ns
0 ns
0.20 ns
tSRS
RD_SEL setup time to RCLK: time the READ CHIP
SELECT must be stable before the active edge of the
READ CLOCK
0.42 ns
1.10 ns
0.49 ns
1.28 ns
t
HRS
RD_SEL hold time to RCLK: time the READ CHIP
SELECT must be stable after the active edge of the
READ CLOCK
0 ns
0.04 ns
0 ns
0.04 ns
tRCRD
RCLK to RD: time between the active READ CLOCK
edge and the time when the data is available at RD
2.62 ns
5.67 ns
2.69 ns
5.88 ns
t
SWA
t
HWA
t
SWD
t
HWD
t
SWS
t
HWS
WCLK
WA
WD
WD_SEL
t
SWE
t
HWE
WEN
相關(guān)PDF資料
PDF描述
QL1P100-8PUN86M FPGA, 640 CLBS, 100000 GATES, PBGA86
QL2003-2PF144I Field Programmable Gate Array (FPGA)
QL2003-2PL84C Field Programmable Gate Array (FPGA)
QL2003-2PL84I Field Programmable Gate Array (FPGA)
QL2003-XPF100C Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL-1RED 制造商:Panduit Corp 功能描述:
QL-1WHT 制造商:Panduit Corp 功能描述:
QL-1YEL 制造商:Panduit Corp 功能描述:B-SI
QL2003 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:3.3V and 5.0V pASIC-R 2 FPGA Combining Speed, Density, Low Cost and Flexibility
QL2003-0PF100C 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)