參數(shù)資料
型號(hào): Q67100-Q982
廠商: SIEMENS AG
英文描述: 4M x 36-Bit Dynamic RAM Module
中文描述: 4米× 36位動(dòng)態(tài)隨機(jī)存儲(chǔ)器模塊
文件頁數(shù): 27/53頁
文件大小: 418K
代理商: Q67100-Q982
HYB39S64400/800/160BT(L)
64MBit Synchronous DRAM
Semiconductor Group
26
6. Write and Read Interrupt
6.1 Write Interrupted by a Write
6.2 Write Interrupted by a Read
1 Clk Interval
SPT03791
CLK
T0
T1
T2
T3
T4
T5
T6
T7
T8
Command
NOP
NOP
NOP
NOP
NOP
NOP
DQ’s
(Burst Length = 4, CAS latency = 2, 3)
NOP
Write A
DIN A0
DIN B0
DIN B1
DIN B2
DIN B3
Write B
1 Clk Interval
T5
NOP
DOUT B1
DOUT B0
Input data for the Write is ignored.
, DQ’s
latency = 3
t
CK3
CAS
don’t care
DIN A0
don’t care
(Burst Length = 4, CAS latency = 2, 3)
CLK
, DQ’s
Command
latency = 2
t
CK2
CAS
NOP
T0
DIN A0
Write A
don’t care
Read B
T1
T2
DOUT B0
NOP
NOP
T4
T3
SPT03719
appears on the outputs to avoid data contention.
DOUT B2
Input data must be removed from the DQ’s
at least one clock cycle before the Read data
DOUT B1
DOUT B3
NOP
DOUT B3
NOP
DOUT B2
T6
T7
NOP
T8
相關(guān)PDF資料
PDF描述
Q67100-Q985 8M x 36-Bit Dynamic RAM Module
Q67100-Q971 4M x 1-Bit Dynamic RAM
Q67100-Q973 1M x 4-Bit Dynamic RAM
Q67100-Q976 2M x 32-Bit Dynamic RAM Module
Q67100-Q977 2M x 32-Bit Dynamic RAM Module
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Q67100-Q985 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8M x 36-Bit Dynamic RAM Module
Q67100-Z157 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Peripheral Board Controller(PBC)
Q67101-H5173-A701 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DDC-PLUS-Deflection Controller
Q67101-H5185-A704 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ADC with Built in Antialiasing filter and Clock generation UnitS
Q67101-H5190 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:SRC-Scan Rate Converter SDA9255