- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368402 > PZ5128-S12BP-S Electrically-Erasable Complex PLD PDF資料下載
參數(shù)資料
| 型號： | PZ5128-S12BP-S |
| 英文描述： | Electrically-Erasable Complex PLD |
| 中文描述： | 電可擦除復雜可編程邏輯器件 |
| 文件頁數(shù)： | 10/22頁 |
| 文件大小： | 180K |
| 代理商： | PZ5128-S12BP-S |
Philips Semiconductors
Product specification
PZ5128
128 macrocell CPLD
1997 Aug 12
10
JTAG and ISP Interfacing
A number of industry-established methods exist for JTAG/ISP
interfacing with CPLD’s and other integrated circuits. The Philips
PZ5128 supports the following methods:
PC Parallel Port
Workstation or PC Serial Port
Embedded Processor
Automated Test Equipment
Third party Programmers
High-End JTAG and ISP Tools
A Boundary-Scan Description Language (BSDL) description of the
PZ5128 is also available from Philips for use in test program
development. For more details on JTAG and ISP for the PZ5128,
refer to the related application note: JTAG and ISP in Philips CPLDs
Table 7. Programming Specifications
SYMBOL
PARAMETER
MIN.
MAX.
UNIT
DC Parameters
V
CCP
I
CCP
V
IH
V
IL
V
SOL
V
SOH
TDO_I
OL
TDO_I
OH
AC Parameters
V
CC
supply program/verify
I
CC
limit program/verify
Input voltage (High)
4.5
5.5
V
200
mA
2.0
V
Input voltage (Low)
0.8
V
Output voltage (Low)
0.5
V
Output voltage (High)
2.4
V
Output current (Low)
12
mA
Output current (High)
–12
mA
f
MAX
PWE
CLK maximum frequency
10
MHz
Pulse width erase
100
ms
PWP
Pulse width program
10
ms
μ
s
μ
s
ns
PWV
Pulse width verify
10
INIT
Initialization time
TMS setup time before TCK
↑
TDI setup time before TCK
↑
TMS hold time after TCK
↑
TDI hold time after TCK
↑
TDO valid after TCK
↓
100
TMS_SU
10
TDI_SU
10
ns
TMS_H
20
ns
TDI_H
20
ns
TDO_CO
30
ns
ABSOLUTE MAXIMUM RATINGS
1
SYMBOL
PARAMETER
MIN.
MAX.
UNIT
V
DD
V
I
V
OUT
I
IN
I
OUT
T
J
T
str
Supply voltage
–0.5
7.0
V
Input voltage
–1.2
V
DD
+0.5
V
DD
+0.5
30
V
Output voltage
–0.5
V
Input current
–30
mA
Output current
–100
100
mA
°
C
°
C
Maximum junction temperature
–40
150
Storage temperature
–65
150
NOTE:
1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at
these or any other condition above those indicated in the operational and programming specification is not implied.
OPERATING RANGE
PRODUCT GRADE
TEMPERATURE
0 to +70
°
C
–40 to +85
°
C
VOLTAGE
5.0
±
5% V
5.0
±
10% V
Commercial
Industrial
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PZ5128-S7A84 | Electrically-Erasable Complex PLD |
| PZ5128CS10BE | Electrically-Erasable Complex PLD |
| PZ5128CS10BE-S | Electrically-Erasable Complex PLD |
| PZ5128CS10BP | Electrically-Erasable Complex PLD |
| PZ5128CS10BP-S | RF inductor, ceramic core, 2% tol, SMT, RoHS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PZ5128-S7BP | 制造商: 功能描述: 制造商:undefined 功能描述: |
| PZ-5-3 | 制造商:WM BERG 功能描述: |
| PZ5CG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:0.5 KV ISOLATED 0.75 W REGULATED SINGLE OUTPUT SIP7 |
| PZ5CG-0505E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:0.5 KV ISOLATED 0.75 W REGULATED SINGLE OUTPUT SIP7 |
| PZ5CG-0512E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:0.5 KV ISOLATED 0.75 W REGULATED SINGLE OUTPUT SIP7 |
發(fā)布緊急采購，3分鐘左右您將得到回復。