- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368402 > PZ5128-S12BB1-S Electrically-Erasable Complex PLD PDF資料下載
參數(shù)資料
| 型號： | PZ5128-S12BB1-S |
| 英文描述： | Electrically-Erasable Complex PLD |
| 中文描述： | 電可擦除復(fù)雜可編程邏輯器件 |
| 文件頁數(shù)： | 7/22頁 |
| 文件大?。?/td> | 180K |
| 代理商： | PZ5128-S12BB1-S |
Philips Semiconductors
Product specification
PZ5128
128 macrocell CPLD
1997 Aug 12
7
Simple Timing Model
Figure 4 shows the CoolRunner
Timing Model. The CoolRunner
timing model looks very much like a 22V10 timing model in that
there are three main timing parameters, including t
PD
, t
SU
, and t
CO
.
In other competing architectures, the user may be able to fit the
design into the CPLD, but is not sure whether system timing
requirements can be met until after the design has been fit into the
device. This is because the timing models of competing
architectures are very complex and include such things as timing
dependencies on the number of parallel expanders borrowed,
sharable expanders, varying number of X and Y routing channels
used, etc. In the XPLA
architecture, the user knows up front
whether the design will meet system timing requirements. This is
due to the simplicity of the timing model.
TotalCMOS
Design Technique
for Fast Zero Power
Philips is the first to offer a TotalCMOS
CPLD, both in process
technology and design technique. Philips employs a cascade of
CMOS gates to implement its Sum of Products instead of the
traditional sense amp approach. This CMOS gate implementation
allows Philips to offer CPLDs which are both high performance and
low power, breaking the paradigm that to have low power, you must
have low performance. Refer to Figure 5 and Table 2 showing the I
DD
vs. Frequency of our PZ5128 TotalCMOS
CPLD (data taken w/eight
up/down, loadable 16 bit counters@5V, 25
°
C.
OUTPUT PIN
INPUT PIN
SP00441
t
PD_PAL
= COMBINATORIAL PAL ONLY
t
PD_PLA
= COMBINATORIAL PAL + PLA
CLOCK
OUTPUT PIN
INPUT PIN
D
Q
REGISTERED
t
SU_PAL
= PAL ONLY
t
SU_PLA
= PAL + PLA
REGISTERED
t
CO
Figure 4.
CoolRunner
Timing Model
FREQUENCY (MHz)
SP00465
0
20
40
60
80
100
0
20
40
60
80
120
I
(mA)
100
120
Figure 5.
I
DD
vs. Frequency @ V
DD
= 5.0V, 25
°
C
Table 2. I
DD
vs. Frequency
V
DD
= 5.00V
FREQUENCY (MHz)
0
1
20
40
60
80
100
120
Typical I
DD
(mA)
0.5
1
20
40
60
80
99
118
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PZ5128-S12BB2 | Electrically-Erasable Complex PLD |
| PZ5128-S12BE | Electrically-Erasable Complex PLD |
| PZ5128-S12BE-S | RF inductor, ceramic core, 5% tol, SMT, RoHS |
| PZ5128-S12BP | Electrically-Erasable Complex PLD |
| PZ5128-S12BP-S | Electrically-Erasable Complex PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PZ5128-S7BP | 制造商: 功能描述: 制造商:undefined 功能描述: |
| PZ-5-3 | 制造商:WM BERG 功能描述: |
| PZ5CG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:0.5 KV ISOLATED 0.75 W REGULATED SINGLE OUTPUT SIP7 |
| PZ5CG-0505E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:0.5 KV ISOLATED 0.75 W REGULATED SINGLE OUTPUT SIP7 |
| PZ5CG-0512E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:0.5 KV ISOLATED 0.75 W REGULATED SINGLE OUTPUT SIP7 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。