- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368396 > PZ128-S12A84 IC-SM-CMOS PLD PDF資料下載
參數(shù)資料
| 型號： | PZ128-S12A84 |
| 英文描述： | IC-SM-CMOS PLD |
| 中文描述： | 集成電路釤的CMOS可編程邏輯器件 |
| 文件頁數(shù)： | 9/18頁 |
| 文件大小： | 161K |
| 代理商： | PZ128-S12A84 |
R
XCR3128: 128 Macrocell CPLD
9
www.xilinx.com
1-800-255-7778
DS034 (v1.3) October 9, 2000
This product has been discontinued. Please see
for details.Terminations
The CoolRunner XCR3128 CPLDs are TotalCMOS
devices. As with other CMOS devices, it is important to
consider how to properly terminate unused inputs and I/O
pins when fabricating a PC board. Allowing unused inputs
and I/O pins to float can cause the voltage to be in the lin-
ear region of the CMOS input structures, which can
increase the power consumption of the device. The
XCR3128 CPLDs have programmable on-chip pull-down
resistors on each I/O pin. These pull-downs are automati-
cally activated by the fitter software for all unused I/O pins.
Note that an I/O macrocell used as buried logic that does
not have the I/O pin used for input is considered to be
unused, and the pull-down resistors will be turned on. We
recommend that any unused I/O pins on the XCR3128
device be left unconnected.
There are no on-chip pull-down structures associated with
the dedicated input pins. Xilinx recommends that any
unused dedicated inputs be terminated with external 10k
pull-up resistors. These pins can be directly connected to
V
CC
or GND, but using the external pull-up resistors main-
tains maximum design flexibility should one of the unused
dedicated inputs be needed due to future design changes.
When using the JTAG/ISP functions, it is also recom-
mended that 10k
pull-up resistors be used on each of the
pins associated with the four mandatory JTAG signals. Let-
ting these signals float can cause the voltage on TMS to
come close to ground, which could cause the device to
enter JTAG/ISP mode at unspecified times. See the appli-
cation notes
JTAG and ISP Overview for Xilinx XPLA1 and
XPLA2 CPLDs
and
Terminating Unused I/O Pins in Xilinx
XPLA1 and XPLA2 CoolRunner CPLDs
for more informa-
tion.
JTAG and ISP Interfacing
A number of industry-established methods exist for
JTAG/ISP interfacing with CPLD
’
s and other integrated cir-
cuits. The Xilinx XCR3128 supports the following methods:
PC parallel port
Workstation or PC serial port
Embedded processor
Automated test equipment
Third party programmers
High-End JTAG and ISP tools
A Boundary-Scan Description Language (BSDL) descrip-
tion of the XCR3128 is also available from Xilinx for use in
test program development. For more details on JTAG and
ISP for the XCR3128, refer to the related application note:
JTAG and ISP Overview for Xilinx XPLA1 and XPLA2
CPLDs
.
Table 5: Programming Specifications
Symbol
DC Parameters
V
CCP
I
CCP
V
IH
V
IL
V
SOL
V
SOH
TDO_I
OL
TDO_I
OH
AC Parameters
f
MAX
PWE
PWP
PWV
INIT
TMS_SU
TDI_SU
TMS_H
TDI_H
TDO_CO
Parameter
Min.
Max.
Unit
V
CC
supply program/verify
I
CC
limit program/verify
Input voltage (High)
Input voltage (Low)
Output voltage (Low)
Output voltage (High)
Output current (Low)
Output current (High)
3.0
3.6
200
V
mA
V
V
V
V
mA
mA
2.0
0.8
0.5
2.4
8
-8
CLK maximum frequency
Pulse width erase
Pulse width program
Pulse width verify
Initialization time
TMS setup time before TCK
=
TDI setup time before TCK
=
TMS hold time after TCK
=
TDI hold time after TCK
=
TDO valid after TCK
Ο
10
100
10
10
100
10
10
25
25
MHz
ms
ms
μ
s
μ
s
ns
ns
ns
ns
ns
40
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PZ3128IS15BE | Electrically-Erasable Complex PLD |
| PZ3128IS15BE-S | Electrically-Erasable Complex PLD |
| PZ3128IS15BP | Electrically-Erasable Complex PLD |
| PZ3128IS15BP-S | Electrically-Erasable Complex PLD |
| PZ3128-S10A84 | IC-SM-CMOS PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PZ-1-3 | 制造商:WM BERG 功能描述: |
| PZ1418B15U | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:NPN microwave power transistor |
| PZ1418B30U | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:NPN microwave power transistors |
| PZ1418B30U,114 | 功能描述:兩極晶體管 - BJT Single NPN 4A 45W RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
| PZ15CHEWS | 制造商:PANJIT 制造商全稱:Pan Jit International Inc. 功能描述:SURFACE MOUNT SILICON ZENER DIODES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。