
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
PT0280(08/09)
Ver: 3
2
Data Sheet
PT7C43390
2-Wire Real-time Clock Module
Pin Assignment
Pin Description
Pin no.
Pin
Description
Configuration
1
INT1
Interrupt 1 signal output pin
Depending on the mode set by INT1 register_1 and the status
register, it outputs low or a clock when the time is reached. It is
disabled by rewriting the status register.
Nch open-drain output (no
protective diode on the
side of VDD)
2
XOUT
3
XIN
Crystal oscillator connect pin (32,768 Hz)
(Cd built in, Cg external)
-
4
GND
Negative power supply pin (GND)
-
5
INT2
Interrupt 2 signal output pin
Depending on the mode set by INT1 register_2 and the status
register, it outputs low or clock when time is reached. It is disabled
by rewriting the status register.
Nch open-drain output (no
protective diode on the
side of VDD)
6
SCL
Serial clock input pin
Since signal processing is done on the SCL signal rising/ falling
edge, give great care to the rising/falling time and comply strictly
with the specifications.
CMOS input (no
protective diode on the
side of VDD)
7
SDA
Serial data I/O pin
Normally, it is pulled up to the VDD voltage by a resistor and
connected with another open-drain output or open-collector output
device via a wired-OR connection.
Nch open-drain output (no
protective diode on the
side of VDD)
CMOS input
8
VDD
Positive power supply pin
-