• <thead id="1ydkw"><delect id="1ydkw"></delect></thead>
    <pre id="1ydkw"><rp id="1ydkw"><em id="1ydkw"></em></rp></pre>
    1. 收藏本站
      • 您好,
        買賣IC網(wǎng)歡迎您。
      • 請登錄
      • 免費(fèi)注冊
      • 我的買賣
      • 新采購0
      • VIP會員服務(wù)
      • [北京]010-87982920
      • [深圳]0755-82701186
      • 網(wǎng)站導(dǎo)航
      發(fā)布緊急采購
      • IC現(xiàn)貨
      • IC急購
      • 電子元器件
      VIP會員服務(wù)
      • 您現(xiàn)在的位置:買賣IC網(wǎng) > PDF目錄368300 > PSD935G3-A-20U (意法半導(dǎo)體) Configurable Memory System on a Chip for 8-Bit Microcontrollers PDF資料下載
      參數(shù)資料
      型號: PSD935G3-A-20U
      廠商: 意法半導(dǎo)體
      英文描述: Configurable Memory System on a Chip for 8-Bit Microcontrollers
      中文描述: 在8片位微控制器可配置存儲系統(tǒng)
      文件頁數(shù): 25/91頁
      文件大?。?/td> 488K
      代理商: PSD935G3-A-20U
      第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁
      PSD9XX Family
      PSD935G2
      24
      The
      PSD935G2
      Functional
      Blocks
      (cont.)
      9.1.1.8 Unlock Bypass Instruction
      The unlock bypass feature allows the system to program words to the flash memories
      faster than using the standard program instruction. The unlock bypass instruction is
      initiated by first writing two unlock cycles. This is followed by a third write cycle containing
      the unlock bypass command, 20h (see Table 8). The flash memory then enters the unlock
      bypass mode. A two-cycle Unlock Bypass Program instruction is all that is required to
      program in this mode. The first cycle in this instruction contains the unlock bypass
      programm command, A0h; the second cycle contains the program address and data.
      Additional data is programmed in the same manner. This mode dispenses with the initial
      two unlock cycles required in the standard program instruction, resulting in faster total
      programming time. During the unlock bypass mode, only the Unlock Bypass Program and
      Unlock Bypass Reset instructions are valid. To exit the unlock bypass mode, the system
      must issue the two-cycle unlock bypass reset instruction. The first cycle must contain the
      data 90h; the second cycle the data 00h. Addresses are don
      ’
      t care for both cycles. The
      Flash memory then returns to reading array data mode.
      9.1.1.9 Erasing Flash Memory
      9.1.1.9.1. Flash Bulk Erase Instruction
      The Flash Bulk Erase instruction uses six write operations followed by a Read operation of
      the status register, as described in Table 8. If any byte of the Bulk Erase instruction is
      wrong, the Bulk Erase instruction aborts and the device is reset to the Read Flash memory
      status.
      During a Bulk Erase, the memory status may be checked by reading status bits DQ5, DQ6,
      and DQ7, as detailed in section 9.1.1.7. The Error bit (DQ5) returns a
      ‘
      1
      ’
      if there has been
      an Erase Failure (maximum number of erase cycles have been executed).
      It is not necessary to program the array with 00h because the PSD935G2 will automatically
      do this before erasing to 0FFh.
      During execution of the Bulk Erase instruction, the Flash memory will not accept any
      instructions.
      9.1.1.9.2 Flash Sector Erase Instruction
      The Sector Erase instruction uses six write operations, as described in Table 8. Additional
      Flash Sector Erase confirm commands and Flash sector addresses can be written
      subsequently to erase other Flash sectors in parallel, without further coded cycles, if the
      additional instruction is transmitted in a shorter time than the timeout period of about
      100 μs. The input of a new Sector Erase instruction will restart the time-out period.
      The status of the internal timer can be monitored through the level of DQ3 (Erase time-out
      bit). If DQ3 is
      ‘
      0
      ’
      , the Sector Erase instruction has been received and the timeout is
      counting. If DQ3 is
      ‘
      1
      ’
      , the timeout has expired and the PSD935G2 is busy erasing the
      Flash sector(s). Before and during Erase timeout, any instruction other than Erase suspend
      and Erase Resume will abort the instruction and reset the device to Read Array mode.
      It is not necessary to program the Flash sector with 00h as the PSD935G2 will do this
      automatically before erasing.
      During a Sector Erase, the memory status may be checked by reading status bits DQ5,
      DQ6, and DQ7, as detailed in section 9.1.1.7.
      During execution of the erase instruction, the Flash block logic accepts only Reset and
      Erase Suspend instructions. Erasure of one Flash sector may be suspended, in order to
      read data from another Flash sector, and then resumed.
      相關(guān)PDF資料
      PDF描述
      PSD935G3-A-20UI Configurable Memory System on a Chip for 8-Bit Microcontrollers
      PSD935G3-A-70B81 Ceramic Chip Capacitors / MIL-PRF-55681; Capacitance [nom]: 51pF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-1%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 0805; Termination: 100% Tin (Sn); Body Dimensions: 0.080&quot; x 0.050&quot; x 0.055&quot;; Container: Bag; Features: MIL-PRF-55681: M Failure Rate
      PSD935G3-A-70B81I Configurable Memory System on a Chip for 8-Bit Microcontrollers
      PSD935G3-A-70J Configurable Memory System on a Chip for 8-Bit Microcontrollers
      PSD935G3-A-70JI Ceramic Chip Capacitors / MIL-PRF-55681; Capacitance [nom]: 51pF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-1%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 0805; Termination: Solder Coated (Sn/Pb, 70/30); Body Dimensions: 0.080&quot; x 0.050&quot; x 0.055&quot;; Container: Bag; Features: MIL-PRF-55681: M Failure Rate
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      PSD954F2-90J 功能描述:SPLD - 簡單可編程邏輯器件 U 511-PSD854F2-90J RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
      PSD954F2-90M 功能描述:SPLD - 簡單可編程邏輯器件 U 511-PSD854F2-90M RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
      PSD954F2V-90J 功能描述:SPLD - 簡單可編程邏輯器件 5.0V 2M 90ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
      PSD954F2V-90M 功能描述:SPLD - 簡單可編程邏輯器件 PQFP-52 3V 2M 90NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
      PS-DA0104-01 制造商:POWER-SYSTEMS 制造商全稱:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS
      發(fā)布緊急采購,3分鐘左右您將得到回復(fù)。

      采購需求

      (若只采購一條型號,填寫一行即可)

      發(fā)布成功!您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺,查看報(bào)價(jià)

      發(fā)布成功!您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺,查看報(bào)價(jià)

      *型號 *數(shù)量 廠商 批號 封裝
      添加更多采購

      我的聯(lián)系方式

      *
      *
      *
      • VIP會員服務(wù) |
      • 廣告服務(wù) |
      • 付款方式 |
      • 聯(lián)系我們 |
      • 招聘銷售 |
      • 免責(zé)條款 |
      • 網(wǎng)站地圖

      感谢您访问我们的网站,您可能还对以下资源感兴趣:

      两性色午夜免费视频