• <dfn id="g4vo0"><pre id="g4vo0"><dfn id="g4vo0"></dfn></pre></dfn>
    • <menuitem id="g4vo0"><input id="g4vo0"><acronym id="g4vo0"></acronym></input></menuitem>
      <big id="g4vo0"></big>
      參數(shù)資料
      型號: PSD9142V15JT
      廠商: 意法半導(dǎo)體
      英文描述: Enhanced Product Low-Power Bicmos Current-Mode Pwm 8-SOIC -40 to 125
      中文描述: Flash在系統(tǒng)可編程ISP的外設(shè)的8位微控制器
      文件頁數(shù): 36/110頁
      文件大?。?/td> 1737K
      代理商: PSD9142V15JT
      PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
      36/110
      Complex PLD (CPLD)
      The CPLD can be used to implement system logic
      functions, such as loadable counters and shift reg-
      isters, system mailboxes, handshaking protocols,
      state machines, and random logic. The CPLD can
      also be used to generate three External Chip Se-
      lect (ECS0-ECS2), routed to Port D.
      Although External Chip Select (ECS0-ECS2) can
      be produced by any Output Macrocell (OMC),
      these three External Chip Select (ECS0-ECS2) on
      Port D do not consume any Output Macrocells
      (OMC).
      As shown in
      Figure 13., page 34
      , the CPLD has
      the following blocks:
      24 Input Macrocells (IMC)
      16 Output Macrocells (OMC)
      Macrocell Allocator
      Product Term Allocator
      AND Array capable of generating up to 137
      product terms
      Four I/O Ports.
      Each of the blocks are described in the sections
      that follow.
      The Input Macrocells (IMC) and Output Macrocells
      (OMC) are connected to the PSD internal data bus
      and can be directly accessed by the MCU. This
      enables the MCU software to load data into the
      Output Macrocells (OMC) or read data from both
      the Input and Output Macrocells (IMC and OMC).
      This feature allows efficient implementation of sys-
      tem logic and eliminates the need to connect the
      data bus to the AND Array as required in most
      standard PLD macrocell architectures.
      Figure 15. Macrocell and I/O Port
      I/O PORTS
      CPLD MACROCELLS
      INPUT MACROCELLS
      LATCHED
      ADDRESS OUT
      MUX
      M
      M
      M
      M
      D
      D
      Q
      Q
      Q
      G
      D
      Q D
      WR
      WR
      PDR
      DATA
      PALLOCATOR
      DIR
      SELECT
      INPUT
      PFROM OTHER
      MACROCELLS
      POLARITY
      PROUP TO 10
      CLOCK
      PR
      DI LD
      D/T
      CK
      CL
      Q
      SELECT
      PT CLEAR
      PT
      GLOBAL
      PT OUTPUT ENABLE (OE)
      MACROCELL FEEDBACK
      I/O PORT INPUT
      ALE/AS
      PT INPUT LATCH GATE/CLOCK
      MCU LOAD
      PT PRESET
      MCU DATA IN
      /REG
      SELECT
      MACTO
      IALLOC.
      OCPLD
      TO OTHER I/O PORTS
      P
      P
      MCU ADDRESS/DATA BUS
      MOUT TO
      MCU
      CDATA
      A
      CPLD OUTPUT
      I/O PIN
      AI02874
      相關(guān)PDF資料
      PDF描述
      PSD9142V15MT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
      PSD9142V20JT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
      PSD9142V20MT Automotive Catalog Low-Power BiCMOS Current-Mode PWM 8-SOIC -40 to 125
      PSD9142V70JT Low-Power BiCMOS Current-Mode PWM 8-SOIC -40 to 85
      PSD9142V70MIT Low-Power BiCMOS Current-Mode PWM 8-SOIC -40 to 85
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      PSD934F2-15J 功能描述:SPLD - 簡單可編程邏輯器件 5V 2M 150ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
      PSD934F290J 制造商:WSI 功能描述:
      PSD934F2-90J 功能描述:SPLD - 簡單可編程邏輯器件 PLCC-52 5V 2M 90NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
      PSD934F2-90M 功能描述:SPLD - 簡單可編程邏輯器件 5V 2M 90ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
      PSD934F2V-15J 功能描述:SPLD - 簡單可編程邏輯器件 3.3V 2M 150ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24