- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368246 > PSD835G2V-A-90M (意法半導(dǎo)體) Configurable Memory System on a Chip for 8-Bit Microcontrollers PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD835G2V-A-90M |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
| 中文描述： | 在8片位微控制器可配置存儲(chǔ)系統(tǒng) |
| 文件頁(yè)數(shù)： | 18/110頁(yè) |
| 文件大?。?/td> | 570K |
| 代理商： | PSD835G2V-A-90M |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)
PSD835G2
PSD8XX Family
17
9.1.1.2 Upper and Lower Block IN MAIN FLASH SECTOR
The PSD835G2’s main Flash has eight 64K bytes sector. The 64K byte sector size may
cause some difficulty in code mapping for an 8-bit MCU with only 64K byte address space.
To resolve this mapping issue, the PSD835G2 provides additional logic (Figure 3) for the
user to split the 8 sectors such that each sector has a lower and upper 32K byte block, and
the two blocks can reside in different pages but in the same address range.
If your design works with 64KB sectors, you don’t need to configure this logic. If the design
requires 32KB blocks in each sector, you need to define a “FA15” PLD equation in
PSDsoft as the A15 address input to the main Flash module. FA15 consists of 3 product
terms and will control whether the MCU is accessing the lower or upper 32KB in the
selected sector. Below is an example for Flash sector chip select FS0. A typical equation
is FA15 = pgr4 of the Page Register. When pgr4 is 0 (page 00), the lower 32KB is
selected. When pgr4 is switched to 1 by the user, the upper 32KB is selected. PSDsoft will
automatically generate the PLD equations shown, based on your point and click
selections.
page = [pgr7...pgr0]; “Page Register output
“Sector Chip Select Equation
FS0 = ((0000h <= address <= 7FFFh) & page = 00h) #
((0000h <= address <= 7FFFh) & page = 10h);
FA15 = pgr4;
“as address A15 input to the main Flash
“select first 32KB block
“select second 32KB block
If no FA15 equation is defined in PSDsoft, the A15 that comes from the MCU address bus
will be routed as input to the main Flash instead of FA15. The FA15 equation has no
impact in the Sector Erase operation. Note: FA15 affects all eight sectors of the main Flash
simultaneously, you cannot direct FA15 to a particular Flash sector only.
9.1.1.3 The Ready/Busy Pin (PE4)
Pin PE4 can be used to output the Ready/Busy status of the PSD835G2. The output on
the pin will be a ‘0’ (Busy) when Flash memory blocks are being written to,
or
when the
Flash memory block is being erased. The output will be a ‘1’ (Ready) when no write or
erase operation is in progress.
The
PSD835G2
Functional
Blocks
(cont.)
DPLD
ARRAY
FA15
A15
*
Set by PSDsoft
FLASH CHIP SELECTS FS0-7
MUX
NVM CONTROL BIT
*
MAIN
FLASH
SECTOR
ADDR A15
A [14:0]
Figure 3. Selecting the Upper or Lower Block in a Main Flash Sector
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD835G2V-A-90MI | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
| PSD835G2V-A-90U | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
| PSD835G2V-A-90UI | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
| PSD835G2V-B-12B81I | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
| PSD835G2V-B-12J | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD853F2-70J | 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 5.0V 1M 70ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| PSD853F2-70M | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 70ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| PSD853F2-90J | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| PSD853F2-90JI | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| PSD853F2-90M | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。