• <big id="icnko"><meter id="icnko"><menu id="icnko"></menu></meter></big>
      參數(shù)資料
      型號: PSD835F3V-C-15B81
      廠商: 意法半導(dǎo)體
      英文描述: Configurable Memory System on a Chip for 8-Bit Microcontrollers
      中文描述: 在8片位微控制器可配置存儲系統(tǒng)
      文件頁數(shù): 39/110頁
      文件大小: 570K
      代理商: PSD835F3V-C-15B81
      PSD8XX Family
      PSD835G2
      38
      The
      PSD835G2
      Functional
      Blocks
      (cont.)
      9.2.2.1 Output Micro
      Cell
      Eight of the Output Micro
      Cells are connected to Port A pins are named as McellA0-7.
      The other eight Micro
      Cells are connected to Port B pins are named as McellB0-7.
      Maximum
      Borrowed
      Product
      Terms
      Native
      Product
      Terms
      Data Bit for
      Loading or
      Reading
      Output
      Micro
      Cell
      Port
      Assignment
      McellA0
      Port A0
      3
      6
      D0
      McellA1
      McellA2
      McellA3
      McellA4
      McellA5
      McellA6
      McellA7
      McellB0
      McellB1
      McellB2
      McellB3
      McellB4
      McellB5
      McellB6
      McellB7
      Port A1
      Port A2
      Port A3
      Port A4
      Port A5
      Port A6
      Port A7
      Port B0
      Port B1
      Port B2
      Port B3
      Port B4
      Port B5
      Port B6
      Port B7
      3
      3
      3
      3
      3
      3
      3
      4
      4
      4
      4
      4
      4
      4
      4
      6
      6
      6
      6
      6
      6
      6
      5
      5
      5
      5
      6
      6
      6
      6
      D1
      D2
      D3
      D4
      D5
      D6
      D7
      D0
      D1
      D2
      D3
      D4
      D5
      D6
      D7
      Table 13. Output Micro
      Cell Port and Data Bit Assignments
      The Output Micro
      Cell (OMC) architecture is shown in Figure 13. As shown in the figure,
      there are native product terms available from the AND array, and borrowed product terms
      available (if unused) from other OMCs. The polarity of the product term is controlled by the
      XOR gate. The OMC can implement either sequential logic, using the flip-flop element, or
      combinatorial logic. The multiplexer selects between the sequential or combinatorial logic
      outputs. The multiplexer output can drive a Port pin and has a feedback path to the AND
      array inputs.
      The flip-flop in the OMC can be configured as a D, T, JK, or SR type in the PSDsoft
      program. The flip-flop
      s clock, preset, and clear inputs may be driven from a product term
      of the AND array. Alternatively, the external CLKIN signal can be used for the clock input
      to the flip-flop. The flip-flop is clocked on the rising edge of the clock input. The preset and
      clear are active-high inputs. Each clear input can use up to two product terms.
      相關(guān)PDF資料
      PDF描述
      PSD835F3V-C-15B81I Configurable Memory System on a Chip for 8-Bit Microcontrollers
      PSD835F3V-C-15J Configurable Memory System on a Chip for 8-Bit Microcontrollers
      PSD835F3V-C-15JI Configurable Memory System on a Chip for 8-Bit Microcontrollers
      PSD835F3V-C-15M Configurable Memory System on a Chip for 8-Bit Microcontrollers
      PSD835F3V-C-15MI Configurable Memory System on a Chip for 8-Bit Microcontrollers
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      PSD835G2-70U 功能描述:靜態(tài)隨機(jī)存取存儲器 5.0V 4M 70ns RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
      PSD835G2-90U 功能描述:靜態(tài)隨機(jī)存取存儲器 5.0V 4M 90ns RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
      PSD835G2-90UI 功能描述:靜態(tài)隨機(jī)存取存儲器 5.0V 4M 90ns RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
      PSD835G2V-12UI 功能描述:靜態(tài)隨機(jī)存取存儲器 3.0V 4M 120ns RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
      PSD835G2V-90U 功能描述:靜態(tài)隨機(jī)存取存儲器 3.0V 4M 90ns RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray