<thead id="ctnqc"><sup id="ctnqc"></sup></thead>
  • <small id="ctnqc"></small>
  • 參數(shù)資料
    型號(hào): PSD835F2V-A-12UI
    廠商: 意法半導(dǎo)體
    英文描述: Configurable Memory System on a Chip for 8-Bit Microcontrollers
    中文描述: 在8片位微控制器可配置存儲(chǔ)系統(tǒng)
    文件頁數(shù): 8/110頁
    文件大?。?/td> 570K
    代理商: PSD835F2V-A-12UI
    PSD835G2
    PSD8XX Family
    7
    Define General Purpose
    Logic in CPLD
    Merge MCU Firmware
    with PSD Configuration
    ST
    PSD Programmer
    *.OBJ FILE
    Point and click definition of
    combinatorial and registered logic
    in CPLD. Access to HDL is
    available if needed.
    Define PSD Pin and
    Node functions
    Point and click definition of
    PSD pin functions, internal nodes,
    and MCU system memory map.
    Choose MCU and PSD
    Automatically Configures MCU
    bus interface and other PSD
    attributes.
    PSDPro or
    FlashLink (JTAG)
    A composite object file is created
    containing MCU firmware and
    PSD configuration.
    C Code Generation
    Generate C Code
    Specific to PSD
    Finctions
    User's choice of
    Microcontroller
    Compiler/Linker
    *.OBJ file
    available
    for 3rd party
    programmers
    (Conventional or JTAG-ISP)
    MCU Firmware
    Hex or S-Record
    format
    Figure 2. PSDsoft Development Tool
    5.0
    Development
    System
    The PSD8XX series is supported by PSDsoft a Windows-based (95, 98, NT) software
    development tool. A PSD design is quickly and easily produced in a point and click
    environment. The designer does not need to enter Hardware Definition Language (HDL)
    equations (unless desired) to define PSD pin functions and memory map information. The
    general design flow is shown in Figure 2 below. PSDsoft is available from our web site
    (www.
    st.
    com
    /psm
    ) or other distribution channels.
    PSDsoft directly supports two low cost device programmers from
    ST.
    PSDpro
    and FlashLINK (JTAG). Both of these programmers may be purchased through your local
    rep/distributor, or directly from our web site using a credit card. The PSD8XX is also
    supported by third party device programmers, see web site for current list.
    相關(guān)PDF資料
    PDF描述
    PSD835F2V-A-15B81 Configurable Memory System on a Chip for 8-Bit Microcontrollers
    PSD835F2V-A-15B81I Configurable Memory System on a Chip for 8-Bit Microcontrollers
    PSD835F2V-A-15J Configurable Memory System on a Chip for 8-Bit Microcontrollers
    PSD835F2V-A-15JI Configurable Memory System on a Chip for 8-Bit Microcontrollers
    PSD835F2V-A-15M Configurable Memory System on a Chip for 8-Bit Microcontrollers
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    PSD835G2-70U 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 5.0V 4M 70ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
    PSD835G2-90U 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 5.0V 4M 90ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
    PSD835G2-90UI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 5.0V 4M 90ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
    PSD835G2V-12UI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.0V 4M 120ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
    PSD835G2V-90U 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.0V 4M 90ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray