參數(shù)資料
型號(hào): PSD835F2-C-70UI
廠商: 意法半導(dǎo)體
英文描述: Configurable Memory System on a Chip for 8-Bit Microcontrollers
中文描述: 在8片位微控制器可配置存儲(chǔ)系統(tǒng)
文件頁(yè)數(shù): 95/110頁(yè)
文件大小: 570K
代理商: PSD835F2-C-70UI
PSD8XX Family
PSD835G2
94
Microcontroller Interface – PSD835G2 AC/DC Parameters
(3.0 V to 3.6 V Versions)
Symbol
Parameter
Min
Typ
Max
Unit
Flash Program
8.5
sec
Flash Bulk Erase (Preprogrammed to 00) (Note 1)
3
30
sec
Flash Bulk Erase
10
sec
t
WHQV3
t
WHQV2
t
WHQV1
Sector Erase (Preprogrammed to 00)
1
30
sec
Sector Erase
2.2
sec
Word Program
14
1200
μs
Program/Erase Cycles (Per Sector)
100,000
cycles
t
WHWLO
Sector Erase Time-Out
100
μs
t
Q7VQV
DQ7 Valid to Output Valid (Data Polling)
(Note 2)
30
ns
Flash Program, Write and Erase Times
(3.0 V to 3.6 V Versions)
-90
-12
Symbol
Parameter
Conditions
Min
Max
Min
Max
Unit
t
ISCCF
t
ISCCH
t
ISCCL
t
ISCCF-P
t
ISCCH-P
t
ISCCL-P
t
ISCPSU
t
ISCPH
t
ISCPCO
t
ISCPZV
t
ISCPVZ
TCK Clock Frequency (except for PLD)
TCK Clock High Time
TCK Clock Low Time
TCK Clock Frequency (for PLD only)
TCK Clock High Time (for PLD only)
TCK Clock Low Time (for PLD only)
ISC Port Set Up Time
ISC Port Hold Up Time
ISC Port Clock to Output
ISC Port High-Impedance to Valid Output
ISC Port Valid Output to High-Impedance
(Note 1)
(Note 1)
(Note 1)
(Note 2)
(Note 2)
(Note 2)
15
12
MHz
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
30
30
40
40
2
2
240
240
11
5
240
240
12
5
26
26
26
32
32
32
ISC Timing
(3.0 V to 3.6 V Versions)
NOTES:
1. Programmed to all zeros before erase.
2. The polling status DQ7 is valid tQ7VQV ns before the data DQ0-7 is valid for reading.
NOTES:
1. For “non-PLD” programming, erase or in ISC by-pass mode.
2. For program or erase PLD only.
相關(guān)PDF資料
PDF描述
PSD835F2-C-90B81 Configurable Memory System on a Chip for 8-Bit Microcontrollers
PSD835F2-C-90B81I Configurable Memory System on a Chip for 8-Bit Microcontrollers
PSD835F2-C-90J Configurable Memory System on a Chip for 8-Bit Microcontrollers
PSD835F2-C-90JI Configurable Memory System on a Chip for 8-Bit Microcontrollers
PSD835F2V-20JI Configurable Memory System on a Chip for 8-Bit Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD835G2-70U 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 5.0V 4M 70ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
PSD835G2-90U 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 5.0V 4M 90ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
PSD835G2-90UI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 5.0V 4M 90ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
PSD835G2V-12UI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.0V 4M 120ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
PSD835G2V-90U 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.0V 4M 90ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray