<code id="80sxs"><thead id="80sxs"><output id="80sxs"></output></thead></code>
  • <table id="80sxs"><dl id="80sxs"><sup id="80sxs"></sup></dl></table>
  • <code id="80sxs"><thead id="80sxs"><noframes id="80sxs">
    參數(shù)資料
    型號(hào): PSD835F1-C-15MI
    廠商: 意法半導(dǎo)體
    英文描述: Configurable Memory System on a Chip for 8-Bit Microcontrollers
    中文描述: 在8片位微控制器可配置存儲(chǔ)系統(tǒng)
    文件頁(yè)數(shù): 82/110頁(yè)
    文件大?。?/td> 570K
    代理商: PSD835F1-C-15MI
    PSD835G2
    PSD8XX Family
    81
    NOTES:
    1.
    RD timing has the same timing as DS and PSEN signals.
    RD and PSEN have the same timing.
    Any input used to select an internal PSD835G2 function.
    In multiplexed mode, latched addresses generated from ADIO delay to address output on any Port.
    RD timing has the same timing as DS.
    2.
    3.
    4.
    5.
    -70
    -90
    Turbo
    Off
    Symbol
    Parameter
    Conditions
    Min
    Max
    Min
    Max
    Unit
    t
    LVLX
    t
    AVLX
    t
    LXAX
    t
    AVQV
    t
    SLQV
    ALE or AS Pulse Width
    15
    20
    ns
    Address Setup Time
    (Note 3)
    4
    6
    ns
    Address Hold Time
    (Note 3)
    7
    8
    ns
    Address Valid to Data Valid
    (Note 3)
    70
    90
    Add 12
    ns
    CS Valid to Data Valid
    75
    100
    ns
    RD to Data Valid
    (Note 5)
    24
    32
    ns
    t
    RLQV
    RD or PSEN to Data Valid,
    80C51 Mode
    (Note 2)
    31
    38
    ns
    t
    RHQX
    t
    RLRH
    t
    RHQZ
    t
    EHEL
    t
    THEH
    t
    ELTL
    RD Data Hold Time
    (Note 1)
    0
    0
    ns
    RD Pulse Width
    (Note 1)
    27
    32
    ns
    RD to Data High-Z
    (Note 1)
    20
    25
    ns
    E Pulse Width
    27
    32
    ns
    R/W Setup Time to Enable
    6
    10
    ns
    R/W Hold Time After Enable
    0
    0
    ns
    t
    AVPV
    Address Input Valid to Address
    Output Delay
    (Note 4)
    20
    25
    ns
    Read Timing
    (5 V ± 10% Versions)
    Microcontroller Interface – PSD835G2 AC/DC Parameters
    (5V ±10% Versions)
    相關(guān)PDF資料
    PDF描述
    PSD835F1-C-15U Configurable Memory System on a Chip for 8-Bit Microcontrollers
    PSD835F1-C-15UI Configurable Memory System on a Chip for 8-Bit Microcontrollers
    PSD835F1-C-20B81 Configurable Memory System on a Chip for 8-Bit Microcontrollers
    PSD835F1-C-20B81I Configurable Memory System on a Chip for 8-Bit Microcontrollers
    PSD835F1-C-20J Configurable Memory System on a Chip for 8-Bit Microcontrollers
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    PSD835G2-70U 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 5.0V 4M 70ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
    PSD835G2-90U 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 5.0V 4M 90ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
    PSD835G2-90UI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 5.0V 4M 90ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
    PSD835G2V-12UI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.0V 4M 120ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
    PSD835G2V-90U 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.0V 4M 90ns RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray