• <tfoot id="uwdax"><dl id="uwdax"><dfn id="uwdax"></dfn></dl></tfoot>
  • <table id="uwdax"><tbody id="uwdax"></tbody></table>
    <span id="uwdax"></span>
    <var id="uwdax"><pre id="uwdax"></pre></var>
  • 參數(shù)資料
    型號: PSD814F3-12
    廠商: 意法半導體
    英文描述: Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
    中文描述: Flash在系統(tǒng)可編程(ISP)的周邊8位MCU,5V的
    文件頁數(shù): 92/110頁
    文件大?。?/td> 1737K
    代理商: PSD814F3-12
    PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
    92/110
    Table 58. WRITE Timing (3V devices)
    Note: 1. Any input used to select an internal PSD function.
    2. In multiplexed mode, latched address generated from ADIO delay to address output on any port.
    3. WR has the same timing as E, LDS, UDS, WRL, and WRH signals.
    4. Assuming data is stable before active WRITE signal.
    5. Assuming WRITE is active before data becomes valid.
    6. TWHAX2 is the address hold time for DPLD inputs that are used to generate Sector Select signals for internal PSD memory.
    Table 59. Program, WRITE and Erase Times (5V devices)
    Symbol
    Note: 1. Programmed to all zero before erase.
    2. The polling status, DQ7, is valid tQ7VQV time units before the data byte, DQ0-DQ7, is valid for reading.
    Symbol
    Parameter
    Conditions
    -12
    -15
    -20
    Unit
    Min
    Max
    Min
    Max
    Min
    Max
    t
    LVLX
    ALE or AS Pulse Width
    26
    26
    30
    t
    AVLX
    Address Setup Time
    (Note
    1
    )
    9
    10
    12
    ns
    t
    LXAX
    Address Hold Time
    (Note
    1
    )
    9
    12
    14
    ns
    t
    AVWL
    Address Valid to Leading
    Edge of WR
    (Notes
    1,3
    )
    17
    20
    25
    ns
    t
    SLWL
    CS Valid to Leading Edge of WR
    (Note
    3
    )
    17
    20
    25
    ns
    t
    DVWH
    WR Data Setup Time
    (Note
    3
    )
    45
    45
    50
    ns
    t
    WHDX
    WR Data Hold Time
    (Note
    3
    )
    7
    8
    10
    ns
    t
    WLWH
    WR Pulse Width
    (Note
    3
    )
    46
    48
    53
    ns
    t
    WHAX1
    Trailing Edge of WR to Address Invalid
    (Note
    3
    )
    10
    12
    17
    ns
    t
    WHAX2
    Trailing Edge of WR to DPLD Address
    Invalid
    (Note
    3,6
    )
    0
    0
    0
    ns
    t
    WHPV
    Trailing Edge of WR to Port Output
    Valid Using I/O Port Data Register
    (Note
    3
    )
    33
    35
    40
    ns
    t
    DVMV
    Data Valid to Port Output Valid
    Using Macrocell Register Preset/Clear
    (Notes
    3,5
    )
    70
    70
    80
    ns
    t
    AVPV
    Address Input Valid to Address
    Output Delay
    (Note
    2
    )
    33
    35
    40
    ns
    t
    WLMV
    WR Valid to Port Output Valid Using
    Macrocell Register Preset/Clear
    (Notes
    3,4
    )
    70
    70
    80
    ns
    Parameter
    Min.
    Typ.
    Max.
    Unit
    Flash Program
    8.5
    s
    Flash Bulk Erase
    1
    (pre-programmed)
    3
    30
    s
    Flash Bulk Erase (not pre-programmed)
    5
    s
    t
    WHQV3
    Sector Erase (pre-programmed)
    1
    30
    s
    t
    WHQV2
    Sector Erase (not pre-programmed)
    2.2
    s
    t
    WHQV1
    Byte Program
    14
    1200
    μs
    Program / Erase Cycles (per Sector)
    100,000
    cycles
    t
    WHWLO
    Sector Erase Time-Out
    100
    μs
    t
    Q7VQV
    DQ7 Valid to Output (DQ7-DQ0) Valid (Data Polling)
    2
    30
    ns
    相關(guān)PDF資料
    PDF描述
    PSD814F3-15 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
    PSD814F3-20 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
    PSD814F3-70 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
    PSD814F3-90 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
    PSD814F3V-12 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    PSD833F2-90J 功能描述:CPLD - 復雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    PSD833F2-90JI 功能描述:SPLD - 簡單可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
    PSD833F2-90M 功能描述:SPLD - 簡單可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
    PSD833F2-90MI 功能描述:CPLD - 復雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    PSD834F2-15M 制造商:STMicroelectronics 功能描述:Flash In-System Programmable Peripherals 52-Pin PQFP